Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Edward Wojciechowicz

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-358 properties)
Infobox
Patent primary examiner of
‌
US Patent 7087470 Dual gate dielectric thickness devices
‌
US Patent 7087531 Shallow trench isolation formation
‌
US Patent 7087951 Non-volatile memory cells utilizing substrate trenches
‌
US Patent 7087979 Bipolar transistor with an ultra small self-aligned polysilicon emitter
‌
US Patent 7091559 Junction electronic component and an integrated power device incorporating said component
‌
US Patent 7098478 Semiconductor memory device using vertical-channel transistors
‌
US Patent 7098508 Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations
‌
US Patent 7098513 Low trigger voltage, low leakage ESD NFET
‌
US Patent 7101751 Versatile system for limiting electric field degradation of semiconductor structures
‌
US Patent 7105395 Programming and erasing structure for an NVM cell
‌
US Patent 7105886 High K dielectric film
‌
US Patent 7112821 Surface-emitting type light-emitting diode and fabrication method thereof
‌
US Patent 7115929 Semiconductor constructions comprising aluminum oxide and metal oxide dielectric materials
‌
US Patent 7115952 System and method for ESD protection
‌
US Patent 7115953 Semiconductor device and method of manufacturing semiconductor device
‌
US Patent 7119397 Double blanket ion implant method and structure
‌
US Patent 7119407 Semiconductor device and manufacturing method thereof
‌
US Patent 7122868 Semiconductor integrated circuit device
‌
US Patent 7126153 Organic transistor
‌
US Patent 7129108 CMOS image sensor and manufacturing method thereof
‌
US Patent 7132712 Trench structure having one or more diodes embedded therein adjacent a PN junction
‌
US Patent 7132725 Semiconductor device
‌
US Patent 7135364 Method of fabricating semiconductor integrated circuit
‌
US Patent 7135745 Fin thyristor-based semiconductor device
‌
US Patent 7138311 Semiconductor integrated circuit device and manufacture method therefore
‌
US Patent 7145206 MOS field effect transistor with reduced parasitic substrate conduction
‌
US Patent 7148526 Germanium MOSFET devices and methods for making same
‌
US Patent 7151293 SONOS memory with inversion bit-lines
‌
US Patent 7154148 Hybrid circuit and electronic device using same
‌
US Patent 7157751 Display device
‌
US Patent 7160368 System and method for gettering gas-phase contaminants within a sealed enclosure
‌
US Patent 7161214 Reduced gate delay multiplexed interface and output buffer circuit for integrated circuit devices incorporating random access memory arrays
‌
US Patent 7169664 Method of reducing wafer contamination by removing under-metal layers at the wafer edge
‌
US Patent 7170119 Vertical type semiconductor device
‌
US Patent 7170129 Non-volatile memory, fabrication method thereof and operation method thereof
‌
US Patent 7180107 Method of fabricating a tunneling nanotube field effect transistor
‌
US Patent 7180142 Semiconductor device
‌
US Patent 7183601 Semiconductor device and method for manufacturing thereof
‌
US Patent 7186596 Vertical diode formation in SOI application
‌
US Patent 7187050 Optical sensor and method of manufacturing the same
‌
US Patent 7187052 Photoelectric conversion apparatus and image pick-up system using the photoelectric conversion apparatus
‌
US Patent 7190025 Array of pull-up transistors for high voltage output circuit
‌
US Patent 7193274 ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad
‌
US Patent 7199420 Semiconductor device
‌
US Patent 7199426 Nonvolatile semiconductor memory device and method for fabricating the same
‌
US Patent 7202528 Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
‌
US Patent 7208829 Semiconductor component
‌
US Patent 7214560 CMOS image sensor and method for fabricating the same
‌
US Patent 7217629 Epitaxial imprinting
‌
US Patent 7217982 Photodiode having voltage tunable spectral response
‌
US Patent 7221025 Semiconductor on insulator substrate and devices formed therefrom
‌
US Patent 7221028 High voltage transistor and method of manufacturing the same
‌
US Patent 7229865 Methods of making semiconductor-on-insulator thin film transistor constructions
‌
US Patent 7235844 Power composite integrated semiconductor device and manufacturing method thereof
‌
US Patent 7247898 Self adjusting transfer gate APS
‌
US Patent 7250351 Enhanced silicon-on-insulator (SOI) transistors and methods of making enhanced SOI transistors
‌
US Patent 7250656 Hybrid-orientation technology buried n-well design
‌
US Patent 7259412 Solid state imaging device
‌
US Patent 7259425 Tri-gate and gate around MOSFET devices and methods for making same
‌
US Patent 7259433 Non-volatile semiconductor memory device and method for producing same
‌
US Patent 7262449 MTJ element for magnetic random access memory
‌
US Patent 7262473 Metal to polysilicon contact in oxygen environment
‌
US Patent 7265424 Fin Field-effect transistor and method for producing a fin field effect-transistor
‌
US Patent 7268382 DRAM cells
‌
US Patent 7274046 Tri-gate low power device and method for manufacturing the same
‌
US Patent 7274072 Hybrid bulk-SOI 6T-SRAM cell for improved cell stability and performance
‌
US Patent 7276728 Vertical organic transistor
‌
US Patent 7276765 Buried transistors for silicon on insulator technology
‌
US Patent 7276769 Semiconductor integrated circuit device
‌
US Patent 7276773 Power semiconductor device
‌
US Patent 7285812 Vertical transistors
‌
US Patent 7285829 Semiconductor device having a laterally modulated gate workfunction and method of fabrication
‌
US Patent 7288809 Flash memory with buried bit lines
‌
US Patent 7288821 Structure and method of three dimensional hybrid orientation technology
‌
US Patent 7294851 Dense seed layer and method of formation
‌
US Patent 7294884 Passivation of power semiconductor device
‌
US Patent 7300853 Thin layer semi-conductor structure comprising a heat distribution layer
‌
US Patent 7301204 SOI component with increased dielectric strength and improved heat dissipation
‌
US Patent 7312515 Semiconductor apparatus including a thin-metal-film resistor element and a method of manufacturing the same
‌
US Patent 7315069 Integrated multi-purpose getter for radio-frequency (RF) circuit modules
‌
US Patent 7319066 Semiconductor device and method for fabricating the same
‌
US Patent 7320931 Interfacial layer for use with high k dielectric materials
‌
US Patent 7323751 Thin film resistor integration in a dual damascene structure
‌
US Patent 7326961 Semiconductor device and manufacturing method therefor
‌
US Patent 7326975 Buried channel type transistor having a trench gate and method of manufacturing the same
‌
US Patent 7326995 Trench MIS device having implanted drain-drift region and thick bottom oxide
‌
US Patent 7329926 Semiconductor device with constricted current passage
‌
US Patent 7332755 Transistor structure of memory device and method for fabricating the same
‌
US Patent 7332770 Semiconductor device
‌
US Patent 7335936 DRAM memory having vertically arranged selection transistors
‌
US Patent 7335938 Nonvolatile semiconductor memory and a fabrication method for the same
‌
US Patent 7335942 Field effect transistor sensor
‌
US Patent 7338873 Method of fabricating a field effect transistor structure with abrupt source/drain junctions
‌
US Patent 7339256 Semiconductor device
‌
US Patent 7344937 Methods and apparatus with silicide on conductive structures
‌
US Patent 7345001 Gate dielectric having a flat nitrogen profile and method of manufacture therefor
‌
US Patent 7345334 Integrated circuit (IC) with high-Q on-chip discrete capacitors
‌
US Patent 7348634 Shallow trench isolation formation
‌
US Patent 7348637 Semiconductor device and method of manufacturing the same
‌
US Patent 7355282 Post passivation interconnection process and structures
‌
US Patent 7358564 Semiconductor device
‌
US Patent 7358576 Word line structure with single-sided partially recessed gate structure
‌
US Patent 7361570 Semiconductor device having an implanted precipitate region and a method of manufacture therefor
‌
US Patent 7365015 Damascene replacement metal gate process with controlled gate profile and length using Si
‌
US Patent 7365379 Solid state imaging unit and endoscope
‌
US Patent 7365386 Semiconductor device and method of manufacturing the semiconductor device
‌
US Patent 7365395 Artificial dielectrics using nanostructures
‌
US Patent 7365432 Memory cell structure
‌
US Patent 7368401 Integrated circuit having a doped porous dielectric and method of manufacturing the same
‌
US Patent 7368787 Fin field effect transistors (FinFETs) and methods for making the same
‌
US Patent 7371627 Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
‌
US Patent 7372083 Embedded silicon-controlled rectifier (SCR) for HVPMOS ESD protection
‌
US Patent 7372111 Semiconductor device with improved breakdown voltage and high current capacity
‌
US Patent 7375411 Method and structure for forming relatively dense conductive layers
‌
US Patent 7378286 Semiconductive metal oxide thin film ferroelectric memory transistor
‌
US Patent 7378714 Semiconductor device and its manufacturing method
‌
US Patent 7399689 Methods for manufacturing semiconductor memory devices using sidewall spacers
‌
US Patent 7402863 Trench FET with reduced mesa width and source contact inside active trench
‌
US Patent 7402867 Semiconductor device
‌
US Patent 7402875 Lateral undercut of metal gate in SOI device
‌
US Patent 7402876 Zr— Sn—Ti—O films
‌
US Patent 7402882 Methods to eliminate amplifier glowing artifact in digital images captured by an image sensor
‌
US Patent 7405438 Capacitor constructions and semiconductor structures
‌
US Patent 7405443 Dual gate lateral double-diffused MOSFET (LDMOS) transistor
‌
US Patent 7410858 Isolation structure configurations for modifying stresses in semiconductor devices
‌
US Patent 7411269 Isolation structure configurations for modifying stresses in semiconductor devices
‌
US Patent 7414257 Switching device for configurable interconnect and method for preparing the same
‌
US Patent 7414288 Semiconductor device having display device
‌
US Patent 7414291 Semiconductor device and method of manufacturing the same
‌
US Patent 7414292 Semiconductor device and its manufacturing method
‌
US Patent 7416932 Power composite integrated semiconductor device and manufacturing method thereof
‌
US Patent 7417303 System and method for ESD protection
‌
US Patent 7420204 Organic transistor
‌
US Patent 7420247 Power LDMOS transistor
‌
US Patent 7422949 High voltage transistor and method of manufacturing the same
‌
US Patent 7425745 Semiconductor device and method for manufacturing the same
‌
US Patent 7427515 Electronic element including ferroelectric substance film and method of manufacturing the same
‌
US Patent 7427791 Method of forming a CMOS structure having gate insulation films of different thicknesses
‌
US Patent 7427801 Integrated circuit transformer devices for on-chip millimeter-wave applications
‌
US Patent 7429523 Method of forming schottky diode with charge balance structure
‌
US Patent 7429780 Fuse circuit and semiconductor device including the same
‌
US Patent 7432540 Dual conversion gain gate and capacitor combination
‌
US Patent 7432558 Formation of semiconductor devices to achieve <100> channel orientation
‌
US Patent 7432569 FET gate structure and fabrication process
‌
US Patent 7436014 Method of fabricating storage capacitor in semiconductor memory device, and storage capacitor structure
‌
US Patent 7436028 One-time programmable read only memory and operating method thereof
‌
US Patent 7436035 Method of fabricating a field effect transistor structure with abrupt source/drain junctions
‌
US Patent 7439582 Semiconductor device with sense structure
‌
US Patent 7442992 Bonded SOI substrate, and method for manufacturing the same
‌
US Patent 7446371 Non-volatile memory cell structure with charge trapping layers and method of fabricating the same
‌
US Patent 7446381 Semiconductor memory device and method for fabricating the same
‌
US Patent 7446417 Semiconductor integrated circuit device and fabrication method thereof
‌
US Patent 7453112 Integrated circuit memory cells and methods of forming
‌
US Patent 7456033 Method of evaluating semiconductor device
‌
US Patent 7456451 Ultra high voltage MOS transistor device
‌
US Patent 7456483 Semiconductor device, manufacturing method of semiconductor device and module for optical device
‌
US Patent 7459387 Semiconductor electronic device and method of manufacturing thereof
‌
US Patent 7462504 Surface-emitting type light-emitting diode and fabrication method thereof
‌
US Patent 7462523 Semiconductor memory device and method for manufacturing the same
‌
US Patent 7462908 Dynamic deep depletion field effect transistor
‌
US Patent 7470956 Semiconductor device and manufacturing method thereof
‌
US Patent 7473596 Methods of forming memory cells
‌
US Patent 7473640 Reactive gate electrode conductive barrier
‌
US Patent 7476955 Die package having an adhesive flow restriction area
‌
US Patent 7479410 Hybrid-orientation technology buried n-well design
‌
US Patent 7479688 STI stress modification by nitrogen plasma treatment for improving performance in small width devices
‌
US Patent 7485947 Zener diode and method for production thereof
‌
US Patent 7488626 Thyristor device with carbon lifetime adjustment implant and its method of fabrication
‌
US Patent 7491570 Die package having an adhesive flow restriction area
‌
US Patent 7491602 Structures and methods for improved capacitor cells in integrated circuits
‌
US Patent 7491988 Transistors with increased mobility in the channel zone and method of fabrication
‌
US Patent 7491999 Non-volatile memory cells utilizing substrate trenches
‌
US Patent 7492013 Systems and arrangements to interconnect components of a semiconductor device
‌
US Patent 7495265 ESD protection circuit with SCR structure for semiconductor device
‌
US Patent 7495278 Non-volatile memory and semiconductor device
‌
US Patent 7495295 Semiconductor device and method for fabricating the same
‌
US Patent 7501677 SONOS memory with inversion bit-lines
‌
US Patent 7504690 Power semiconductor devices
‌
US Patent 7508050 Negative differential resistance diode and SRAM utilizing such device
‌
US Patent 7510952 Single crystalline structure, method of forming the same, semiconductor device having the single crystalline structure, and method of manufacturing the semiconductor device
‌
US Patent 7511353 Semiconductor diode and production method suitable therefor
‌
US Patent 7511360 Semiconductor device having stressors and method for forming
‌
US Patent 7518169 MOS-transistor on SOI substrate with source via
‌
US Patent 7521292 Stretchable form of single crystal silicon for high performance electronics on rubber substrates
‌
US Patent 7521322 Vertical transistors
‌
US Patent 7521325 Semiconductor device and method for fabricating the same
‌
US Patent 7521762 Semiconductor integrated circuit device operating with low power consumption
‌
US Patent 7525141 Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
‌
US Patent 7525154 Semiconductor substrate, manufacturing method therefor, and semiconductor device
‌
US Patent 7528430 Electronic systems
‌
US Patent 7528442 Semiconductor device and manufacturing method thereof
‌
US Patent 7531877 Semiconductor device
‌
US Patent 7531885 Photoelectric conversion apparatus and image pick-up system using the photoelectric conversion apparatus
‌
US Patent 7538407 Semiconductor apparatus
‌
US Patent 7541629 Embedded insulating band for controlling short-channel effect and leakage reduction for DSB process
‌
US Patent 7541644 Semiconductor device with effective heat-radiation
‌
US Patent 7541652 Substrate coupled noise isolation for integrated circuits
‌
US Patent 7547592 PMOS depletable drain extension made from NMOS dual depletable drain extensions
‌
US Patent 7548112 Switch mode power amplifier using MIS-HEMT with field plate extension
‌
US Patent 7554161 HfAlO
‌
US Patent 7556994 Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
‌
US Patent 7557367 Stretchable semiconductor elements and stretchable electrical circuits
‌
US Patent 7560320 Nonvolatile semiconductor memory and a fabrication method for the same
‌
US Patent 7564061 Field effect transistor and production method thereof
‌
US Patent 7564081 finFET structure with multiply stressed gate electrode
‌
US Patent 7569912 Differential variable capacitors and their applications
‌
US Patent 7572648 Method of manufacturing optical sensor
‌
US Patent 7573102 ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad
‌
US Patent 7573118 MOS electric fuse, its programming method, and semiconductor device using the same
‌
US Patent 7575967 Semiconductor integrated circuit device and a manufacturing method for the same
‌
US Patent 7576396 Synchronous substrate injection clamp
‌
US Patent 7576407 Devices and methods for constructing electrically programmable integrated fuses for low power applications
‌
US Patent 7579661 Semiconductor device, electronic device and electronic apparatus
‌
US Patent 7582517 Method for making split dual gate field effect transistor
‌
US Patent 7582519 Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction
‌
US Patent 7582916 Silicon controlled rectifier
‌
US Patent 7582927 Flash EEPROM cell and method of fabricating the same
‌
US Patent 7585710 Methods of forming electronic devices having partially elevated source/drain structures
‌
US Patent 7585773 Non-conformal stress liner for enhanced MOSFET performance
‌
US Patent 7586172 Blooming control method for a photodiode and corresponding integrated circuit
‌
US Patent 7589368 Three-dimensional memory devices
‌
US Patent 7589379 Power semiconductor and method of fabrication
‌
US Patent 7592642 Thyristor-based semiconductor device with indium-carbon implant and method of fabrication
‌
US Patent 7595203 Ferroelectric memory device with a conductive polymer layer and a method of formation
‌
US Patent 7595538 Semiconductor device
‌
US Patent 7598537 Semiconductor device
‌
US Patent 7598577 Magnetic memory device
‌
US Patent 7598586 Semiconductor device and production method therefor
‌
US Patent 7601583 Transistor structure of memory device and method for fabricating the same
‌
US Patent 7601990 Method and apparatus for electrostatic discharge protection having a stable breakdown voltage and low snapback voltage
‌
US Patent 7602019 Drive circuit and drain extended transistor for use therein
‌
US Patent 7602029 Configuration and method of manufacturing the one-time programmable (OTP) memory cells
‌
US Patent 7605034 Integrated circuit memory cells and methods of forming
‌
US Patent 7605429 Hybrid crystal orientation CMOS structure for adaptive well biasing and for power and performance enhancement
‌
US Patent 7612411 Dual-gate device and method
‌
US Patent 7615827 Dual gate dielectric thickness devices and circuits using dual gate dielectric thickness devices
‌
US Patent 7619269 Semiconductor device, manufacturing process thereof and imaging device
‌
US Patent 7619270 Electronic device including discontinuous storage elements
‌
US Patent 7619282 Hybrid circuit and electronic device using same
‌
US Patent 7625809 Semiconductor device and method of manufacturing the same
‌
US Patent 7629233 Hybrid crystal orientation CMOS structure for adaptive well biasing and for power and performance enhancement
‌
US Patent 7629631 High voltage semiconductor devices with JFET regions containing dielectrically isolated junctions
‌
US Patent 7633128 None
‌
US Patent 7642585 Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays
‌
US Patent 7645661 Semiconductor device
‌
US Patent 7649221 Nonvolatile semiconductor memory and a fabrication method for the same
‌
US Patent 7649232 P-channel MOS transistor, semiconductor integrated circuit device and fabrication process thereof
‌
US Patent 7652321 Semiconductor device and manufacturing method of the same
‌
US Patent 7652334 Shallow trench isolation formation
‌
US Patent 7655511 Gate electrode stress control for finFET performance enhancement
‌
US Patent 7655989 Triple gate and double gate finFETs with different vertical dimension fins
‌
US Patent 7663178 Nonvolatile semiconductor memory with resistance elements and method of manufacturing the same
‌
US Patent 7663181 Semiconductor device
‌
US Patent 7663194 CMOS image sensor
‌
US Patent 7671417 Memory cell array, method of producing the same, and semiconductor memory device using the same
‌
US Patent 7679150 Semiconductor device and programming method therefor
‌
US Patent 7683306 Dual conversion gain gate and capacitor combination
‌
US Patent 7687324 Semiconductor device and method of fabricating the same
‌
US Patent 7687867 Inexpensive method of fabricating a higher performance capacitance density MIMcap integrable into a copper interconnect scheme
‌
US Patent 7691697 Power composite integrated semiconductor device and manufacturing method thereof
‌
US Patent 7692247 System and method for ESD protection
‌
US Patent 7692258 Photosensitive device
‌
US Patent 7696542 Anisotropic stress generation by stress-generating liners having a sublithographic width
‌
US Patent 7696549 Bismuth ferrite films and devices grown on silicon
‌
US Patent 7700981 Integration of capacitive elements in the form of perovskite ceramic
‌
US Patent 7709359 Integrated circuit with dielectric layer
‌
US Patent 7713775 CMOS image sensor
‌
US Patent 7718477 Semiconductor device and method of fabricating the same
‌
US Patent 7718502 Semiconductor apparatus including a thin-metal-film resistor element and a method of manufacturing the same
‌
US Patent 7723806 Memory cells and semiconductor memory device using the same
‌
US Patent 7723810 Integrated electrical cross-talk walls for electrostatic MEMS
‌
US Patent 7732821 Silicon carbide semiconductor device
‌
US Patent 7732865 Epitaxial imprinting
‌
US Patent 7736956 Lateral undercut of metal gate in SOI device
‌
US Patent 7736981 Metal high dielectric constant transistor with reverse-T gate
‌
US Patent 7737472 Semiconductor integrated circuit device
‌
US Patent 7737482 Self-aligned strap for embedded trench memory on hybrid orientation substrate
‌
US Patent 7741662 Ultra high voltage MOS transistor device
‌
US Patent 7745250 Image sensor and method for manufacturing the same
‌
US Patent 7749816 Systems and arrangements to interconnect components of a semiconductor device
‌
US Patent 7750389 NROM memory cell, memory array, related devices and methods
‌
US Patent 7750410 Structure and method to improve channel mobility by gate electrode stress modification
‌
US Patent 7768016 Carbon diode array for resistivity changing memories
‌
US Patent 7768140 Semiconductor device
‌
US Patent 7772648 Performance enhanced silicon-on-insulator technology
‌
US Patent 7777340 Semiconductor device
‌
US Patent 7781810 Germanium MOSFET devices and methods for making same
‌
US Patent 7781814 Method of forming a CMOS structure having gate insulation films of different thicknesses
‌
US Patent 7781872 Package with multiple dies
‌
US Patent 7784050 Temperature management system for a multiple core chip
‌
US Patent 7786528 Metal schemes of trench MOSFET for copper bonding
‌
US Patent 7795622 Compound semiconductor device
‌
US Patent 7795677 Nanowire field-effect transistors
‌
US Patent 7812402 Semiconductor device
‌
US Patent 7816675 Organic thin film transistor comprising gate electrode of nanocrystalline conductive carbon layer, fabrication method thereof, and organic semiconductor device comprising the same
‌
US Patent 7816741 Semiconductor device
‌
US Patent 7816742 Systems and methods for integrated circuits comprising multiple body biasing domains
‌
US Patent 7816767 Negative differential resistance diode and SRAM utilizing such device
‌
US Patent 7821080 None
‌
US Patent 7821108 Systems and methods for lowering interconnect capacitance through adjustment of relative signal levels
‌
US Patent 7825469 Threshold voltage compensation for pixel design of CMOS image sensors
‌
US Patent 7829953 Semiconductor device and method of fabricating the same
‌
US Patent 7829954 PMOS depletable drain extension made from NMOS dual depletable drain extensions
‌
US Patent 7838383 Methods for forming MOS capacitors
‌
US Patent 7838389 Enclosed void cavity for low dielectric constant insulator
‌
US Patent 7838941 Electrostatic discharge protection device having a dual triggered transistor
‌
US Patent 7851246 Semiconductor device with optical sensor and method of forming interconnect structure on front and backside of the device
‌
US Patent 7851338 Graded core/shell semiconductor nanorods and nanorod barcodes
‌
US Patent 7851908 Semiconductor device
‌
US Patent 7855387 Light-emitting device and electronic apparatus
‌
US Patent 7858449 Thyristor device with carbon lifetime adjustment implant and its method of fabrication
‌
US Patent 7858959 Electronic element including ferroelectric substance film and method of manufacturing the same
‌
US Patent 7859062 Systems and methods for integrated circuits comprising multiple body biasing domains
‌
US Patent 7863657 Efficient transistor structure
‌
US Patent 7863661 Solid-state imaging device and camera having the same
‌
US Patent 7867855 Method of fabricating high voltage semiconductor devices with JFET regions containing dielectrically isolated junctions
‌
US Patent 7868430 Semiconductor device
‌
US Patent 7871889 Capacitor and method for fabricating the same
‌
US Patent 7872319 Deflectable structure, micromechanical structure comprising same, and method for adjusting a micromechanical structure
‌
US Patent 7875914 Switch mode power amplifier using mis-HEMT with field plate extension
‌
US Patent 7880226 Integrated circuit device with a semiconductor body and method for the production of an integrated circuit device
‌
US Patent 7883906 Integration of capacitive elements in the form of perovskite ceramic
‌
US Patent 7888703 ESD protection apparatus and electrical circuit including same
‌
US Patent 7893468 Optical sensor including stacked photodiodes
‌
US Patent 7897512 Methods of forming integrated circuit devices including a multi-layer structure with a contact extending therethrough
‌
US Patent 7898050 Image sensor and method for manufacturing the sensor
‌
US Patent 7902000 MugFET with stub source and drain regions
‌
US Patent 7902540 Fast P-I-N photodetector with high responsitivity
‌
US Patent 7906371 Semiconductor device and method of forming holes in substrate to interconnect top shield and ground shield
‌
US Patent 7910386 Method of making organic light emitting devices
‌
US Patent 7910972 Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
‌
US Patent 7915115 Method for forming dual high-k metal gate using photoresist mask and structures thereof
‌
US Patent 7915678 Snapback capable NLDMOS, DMOS and extended voltage NMOS devices
‌
US Patent 7919388 Methods for fabricating semiconductor devices having reduced gate-drain capacitance
‌
US Patent 7919819 Interconnect components of a semiconductor device
‌
US Patent 7923767 Non-volatile storage with substrate cut-out and process of fabricating
‌
US Patent 7928450 Pixel structure and method for fabricating the same
‌
US Patent 7928527 Delamination and crack resistant image sensor structures and methods
‌
US Patent 7936026 Semiconductor device and method of manufacturing the same
‌
US Patent 7936052 On-chip RF shields with backside redistribution lines
‌
US Patent 7936066 Flexible film and display device comprising the same
‌
US Patent 7939870 Magnetoresistive device
‌
US Patent 7939940 Multilayer chip scale package
‌
US Patent 7943491 Pattern transfer printing by kinetic control of adhesion to an elastomeric stamp
‌
US Patent 7960259 Semiconductor structure with coincident lattice interlayer
‌
US Patent 7960739 Optical module and production method therefor
‌
US Patent 7960801 Gate electrode stress control for finFET performance enhancement description
‌
US Patent 7960811 Semiconductor devices and methods of manufacture thereof
‌
US Patent 7964457 Semiconductor integrated circuit device and a manufacturing method for the same
‌
US Patent 7973387 Insulated gate bipolar transistor
‌
US Patent 7977668 Multilayer structure with zirconium-oxide tunnel barriers and applications of same
‌
US Patent 7977739 Semiconductor device and manufacturing method for semiconductor device
‌
US Patent 7981747 Semiconductor device and a method of manufacturing the same
‌
US Patent 7982234 Light emitting device and method for fabricating the same
‌
US Patent 7985997 Semiconductor device and method of manufacturing the same
‌
US Patent 7989291 Anisotropic stress generation by stress-generating liners having a sublithographic width
‌
US Patent 7994464 Dual conversion gain gate and capacitor combination
‌
US Patent 7994641 Semiconductor device and method of fabricating the same
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7994641 Semiconductor device and method of fabricating the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7994464 Dual conversion gain gate and capacitor combination
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7989291 Anisotropic stress generation by stress-generating liners having a sublithographic width
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7985997 Semiconductor device and method of manufacturing the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7982234 Light emitting device and method for fabricating the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7981747 Semiconductor device and a method of manufacturing the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7977739 Semiconductor device and manufacturing method for semiconductor device
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7977668 Multilayer structure with zirconium-oxide tunnel barriers and applications of same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7973387 Insulated gate bipolar transistor
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7964457 Semiconductor integrated circuit device and a manufacturing method for the same
Edits on 7 Dec, 2021
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7960811 Semiconductor devices and methods of manufacture thereof
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7960801 Gate electrode stress control for finFET performance enhancement description
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7960739 Optical module and production method therefor
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7960259 Semiconductor structure with coincident lattice interlayer
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7943491 Pattern transfer printing by kinetic control of adhesion to an elastomeric stamp
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7939940 Multilayer chip scale package
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7939870 Magnetoresistive device
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7936066 Flexible film and display device comprising the same
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7936052 On-chip RF shields with backside redistribution lines

Find more people like Edward Wojciechowicz

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo
By using this site, you agree to our Terms of Service.