Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
David Lam
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 26 Sep, 2022
"Edit from table cell"
derek cazares
edited on 26 Sep, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Facebook URL
https://www.facebook.com/david.lam.77920/
Edits on 20 Aug, 2022
"Edit from table cell"
godwinno feliks
edited on 20 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Twitter URL
https://twitter.com/dpmlam
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-391
properties)
Infobox
Patent primary examiner of
US Patent 7088610 Magnetic memory apparatus and method of manufacturing magnetic memory apparatus
US Patent 7088624 System of multiplexed data lines in a dynamic random access memory
US Patent 7088628 Memory device and method of amplifying voltage levels of bit line and complementary bit line
US Patent 7088629 Semiconductor memory device
US Patent 7092271 CAM memory architecture and a method of forming and operating a device according to a CAM memory architecture
US Patent 7092295 Semiconductor memory device and portable electronic apparatus including the same
US Patent 7092297 Method for pulse erase in dual bit memory devices
US Patent 7095644 Conductive memory array having page mode and burst mode read capability
US Patent 7099191 Channel erase type nonvolatile semiconductor memory device and electronic card and electronic apparatus using the device
US Patent 7099198 Row decoder in flash memory and erase method of flash memory cell using the same
US Patent 7099229 Nonvolatile memory device having circuit for stably supplying desired current during data writing
US Patent 7102945 Read circuit of semiconductor and read method using a self-reference sensing technique
US Patent 7110303 Memory cell testing feature
US Patent 7113432 Compressed event counting technique and application to a flash memory system
US Patent 7116595 Thin film magnetic memory device having a magnetic tunnel junction
US Patent 7120054 Preconditioning global bitlines
US Patent 7120057 Semiconductor memory device with a stacked gate including a floating gate and a control gate
US Patent 7123518 Memory device
US Patent 7123523 Integrated circuit having an input circuit
US Patent 7126853 Electronic memory having impedance-matched sensing
US Patent 7130217 Semiconductor storage device having page copying function
US Patent 7139185 FeRAM having common main bit line
US Patent 7142449 Low temperature silicided tip
US Patent 7142458 Nonvolatile semiconductor memory device and control method thereof
US Patent 7142475 Memory device having a configurable oscillator for refresh operation
US Patent 7145806 Semiconductor memory device and method of controlling write sequence thereof
US Patent 7158404 Power management circuit and memory cell
US Patent 7158429 System for read path acceleration
US Patent 7164617 Memory control apparatus for synchronous memory unit with switched on/off clock signal
US Patent 7167385 Method and apparatus for controlling the timing of precharge in a content addressable memory system
US Patent 7167388 Integrated circuit and method for operating an integrated circuit
US Patent 7170781 Multi-bit-per-cell flash EEPROM memory with refresh
US Patent 7170798 Controlled substrate voltage for memory switches
US Patent 7170813 Memory circuit receivers activated by enable circuit
US Patent 7170816 Method and apparatus for passing charge from word lines during manufacture
US Patent 7177172 Semiconductor memory device, electronic card and electronic device
US Patent 7180778 Semiconductor storage device having page copying function
US Patent 7180784 Page buffer and verify method of flash memory device using the same
US Patent 7180814 Low power circuits with small voltage swing transmission, voltage regeneration and wide bandwidth architecture
US Patent 7184305 Nonvolatile semiconductor storage device and row-line short defect detection method
US Patent 7184341 Method of data flow control for a high speed memory
US Patent 7184356 Semiconductor memory device
US Patent 7190627 Semiconductor device
US Patent 7193876 Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors
US Patent 7196931 Non-volatile memory and method with reduced source line bias errors
US Patent 7196945 Semiconductor memory
US Patent 7196952 Column/sector redundancy CAM fast programming scheme using regular memory core array in multi-plane flash memory device
US Patent 7196953 Semiconductor device using high-speed sense amplifier
US Patent 7200064 Apparatus and method for providing a reprogrammable electrically programmable fuse
US Patent 7203087 Fast reading, low consumption memory device and reading method thereof
US Patent 7206216 Semiconductor device with a non-erasable memory and/or a nonvolatile memory
US Patent 7212429 Nonvolatile ferroelectric memory device
US Patent 7212445 Non-volatile memory and method with improved sensing
US Patent 7212459 Unified multilevel cell memory
US Patent 7212462 Structure and method for suppressing sub-threshold leakage in integrated circuits
US Patent 7218547 ROM embedded DRAM with anti-fuse programming
US Patent 7218570 Apparatus and method for memory operations using address-dependent conditions
US Patent 7221590 Flash memory devices having power level detection circuits
US Patent 7221596 pFET nonvolatile memory
US Patent 7221602 Memory system comprising a semiconductor memory
US Patent 7224594 Glitch protect valid cell and method for maintaining a desired state value
US Patent 7224608 Semiconductor device
US Patent 7224617 Nonvolatile semiconductor memory
US Patent 7224622 Method for writing data into memory and the control device
US Patent 7227771 Magnetoresistive effect element and magnetic memory device
US Patent 7230839 Magnitude content addressable memory
US Patent 7230841 Content addressable memory having dynamic match resolution
US Patent 7230851 Reducing floating gate to floating gate coupling effect
US Patent 7233542 Method and apparatus for address generation
US Patent 7236408 Electronic circuit having variable biasing
US Patent 7236411 Programmable memory access parameters
US Patent 7236416 Method and system for controlling refresh in volatile memories
US Patent 7236419 Microcomputer and microprocessor having flash memory operable from single external power supply
US Patent 7239572 Multiport memory
US Patent 7245533 Semiconductor memory device with reduced number of high-voltage transistors
US Patent 7245548 Techniques for reducing leakage current in memory devices
US Patent 7245549 Semiconductor memory device and method of controlling the semiconductor memory device
US Patent 7245554 Integrated semiconductor memory with clock-synchronous access control
US Patent 7245555 Automatic address transition detection (ATD) control for reduction of sense amplifier power consumption
US Patent 7251164 Circuitry for and method of improving statistical distribution of integrated circuits
US Patent 7251167 Method for programming multi-level nitride read-only memory cells
US Patent 7251193 Pseudo-dual port memory where ratio of first to second memory access is clock duty cycle independent
US Patent 7259984 Multibit metal nanocrystal memories and fabrication
US Patent 7259995 Memory device
US Patent 7260005 Data bus architecture for a semiconductor memory
US Patent 7263011 Memory circuit with flexible bitline-related and/or wordline-related defect memory cell substitution
US Patent 7266009 Ferroelectric memory
US Patent 7269062 Gated diode nonvolatile memory cell
US Patent 7269073 Nonvolatile semiconductor memory
US Patent 7272038 Method for operating gated diode nonvolatile memory cell
US Patent 7272071 Systems and methods that employ inductive current steering for digital logic circuits
US Patent 7280389 Synthetic anti-ferromagnetic structure with non-magnetic spacer for MRAM applications
US Patent 7283388 Memory device using multiple layer nano tube cell
US Patent 7283389 Gated diode nonvolatile memory cell array
US Patent 7283396 System and method for matching resistance in a non-volatile memory
US Patent 7283404 Content addressable memory including a dual mode cycle boundary latch
US Patent 7283418 Memory device and method having multiple address, data and command buses
US Patent 7283419 Integrated semiconductor memory
US Patent 7286410 Semiconductor integrated circuit
US Patent 7289370 Methods and apparatus for accessing memory
US Patent 7289387 Wordline decoder of non-volatile memory device using HPMOS
US Patent 7295462 Method and apparatus processing variable resistance memory cell write operation
US Patent 7295482 Semiconductor memory device for a low voltage operation
US Patent 7298655 Isolation control circuit and method for a memory device
US Patent 7304875 Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same
US Patent 7304885 Phase change memories and/or methods of programming phase change memories using sequential reset control
US Patent 7304906 Method of controlling mode register set operation in memory device and circuit thereof
US Patent 7307903 Method for testing memory device
US Patent 7310263 ROM storing information by using pair of memory cells
US Patent 7315466 Semiconductor memory device and method for arranging and manufacturing the same
US Patent 7315470 Data storage device and associated method for writing data to, and reading data from an unpatterned magnetic layer
US Patent 7315473 Semiconductor storage device having page copying function
US Patent 7324383 Selective slow programming convergence in a flash memory device
US Patent 7327617 Memory address generating circuit and memory controller using the same
US Patent 7327625 Volatile memory devices with auto-refresh command unit and circuit for controlling auto-refresh operation thereof and related memory systems and operating methods
US Patent 7333364 Cell-downgrading and reference-voltage adjustment for a multi-bit-cell flash memory
US Patent 7336516 Unified multilevel memory systems and methods
US Patent 7339818 Spintronic devices with integrated transistors
US Patent 7339839 Triggering of IO equilibrating ending signal with firing of column access signal
US Patent 7342821 Hot-carrier-based nonvolatile memory utilizing differing transistor structures
US Patent 7345941 Semiconductor memory device and method of refreshing the semiconductor memory device
US Patent 7349279 Memory Device Having a Configurable Oscillator for Refresh Operation
US Patent 7349282 Power voltage supplier of semiconductor memory device
US Patent 7352614 Systems and methods for reading and writing a magnetic memory device
US Patent 7355880 Soft error resistant memory cell and method of manufacture
US Patent 7355912 Auto-precharge control circuit in semiconductor memory and method thereof
US Patent 7359261 Memory repair system and method
US Patent 7359274 Semiconductor memory device
US Patent 7362609 Memory cell
US Patent 7362623 Semiconductor memory device
US Patent 11181964 Management of power state transitions of a memory sub-system
US Patent 11183241 Source line configuration for a memory device
US Patent 11183259 Adapting flash memory programming parameters for high endurance and steady performance
US Patent 7366018 Semiconductor memory device capable of setting a negative threshold voltage
US Patent 7369425 Method and system for DRAM sensing
US Patent 7376020 Memory using a single-node data, address and control bus
US Patent 7376030 Memory sensing circuit and method for low voltage operation
US Patent 7376036 Semiconductor device including fuse and method for testing the same capable of suppressing erroneous determination
US Patent 7376044 Burst read circuit in semiconductor memory device and burst data read method thereof
US Patent 7385838 Semiconductor device with a non-erasable memory and/or a nonvolatile memory
US Patent 7385840 SRAM cell with independent static noise margin, trip voltage, and read current optimization
US Patent 7385847 Semiconductor device
US Patent 7385864 SRAM static noise margin test structure suitable for on chip parametric measurements
US Patent 7385869 Microcomputer and microprocessor having flash memory operable from single external power supply
US Patent 7391644 Phase-changeable memory device and read method thereof
US Patent 7394714 Circuit implementation of a dynamic power supply for SRAM core array
US Patent 7397688 Nonvolatile variable resistor, memory device, and scaling method of nonvolatile variable resistor
US Patent 7397697 Multi-bit-per-cell flash EEPROM memory with refresh
US Patent 7397698 Reducing floating gate to floating gate coupling effect
US Patent 7397707 Compressed event counting technique and application to a flash memory system
US Patent 7400543 Metal programmable self-timed memories
US Patent 7403434 System for controlling voltage in non-volatile memory systems
US Patent 7408802 Nano-contacted magnetic memory device
US Patent 7414899 Method and apparatus for early write termination in a semiconductor memory
US Patent 7414906 Memory component having a novel arrangement of the bit lines
US Patent 7420844 Non-volatile semiconductor memory device
US Patent 7426135 Static random access memory cell using chalcogenide
US Patent 7426142 Device and method for sensing programming status of non-volatile memory elements
US Patent 7428171 Non-volatile memory and method with improved sensing
US Patent 7430143 Delay locked operation in semiconductor memory device
US Patent 7433241 Programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US Patent 7436709 NAND flash memory with boosting
US Patent 7436713 Reducing the impact of program disturb
US Patent 7440324 Apparatus with alternating read mode
US Patent 7447090 Semiconductor memory device
US Patent 7450416 Utilization of memory-diode which may have each of a plurality of different memory states
US Patent 7450427 Non-volatile semiconductor memory device
US Patent 7450430 Programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US Patent 7457149 Methods and apparatus for thermally assisted programming of a magnetic memory device
US Patent 7463531 Systems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US Patent 7466578 Methods and systems for read-only memory
US Patent 7466585 Magnetic random access memory
US Patent 7466595 Low-voltage reading device in particular for MRAM memory
US Patent 7466612 Method for testing memory device
US Patent 7468907 Programming method for flash memory capable of compensating reduction of read margin between states due to hot temperature stress
US Patent 7468918 Systems for programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US Patent 7468919 Biasing non-volatile storage based on selected word line
US Patent 7474558 Gated diode nonvolatile memory cell array
US Patent 7477558 Semiconductor memory device, a local precharge circuit and method thereof
US Patent 7477563 Dynamic random access memory device and associated refresh cycle
US Patent 7483296 Memory device with unipolar and bipolar selectors
US Patent 7483304 Semiconductor memory device capable of setting a negative threshold voltage
US Patent 7486577 Repair circuit and method of repairing defects in a semiconductor memory device
US Patent 7489550 EEPROM and method of driving the same
US Patent 7489586 Semiconductor memory device and driving method thereof
US Patent 7492643 Nonvolatile semiconductor memory
US Patent 7495960 Program methods for split-gate memory
US Patent 7495966 Memory voltage cycle adjustment
US Patent 7495990 Semiconductor memory device and method of controlling the semiconductor memory device
US Patent 7499315 Programmable matrix array with chalcogenide material
US Patent 7502265 Voltage regulator having a low noise discharge switch for non-volatile memories, in particular for discharging word lines from negative voltages
US Patent 7502274 Apparatus and method for sensing target temperature
US Patent 7505324 Semiconductor memory device with a stacked gate including a floating gate and a control gate
US Patent 7505355 Semiconductor memory device with MOS transistors each having floating gate and control gate
US Patent 7512000 Memory unit
US Patent 7518903 Semiconductor memory device and semiconductor integrated circuit system
US Patent 7518923 Margined neighbor reading for non-volatile memory read operations including coupling compensation
US Patent 7522464 Dynamic memory refresh configurations and leakage control methods
US Patent 7525847 Semiconductor device and methods of manufacturing the same
US Patent 7525869 Method for using a reversible polarity decoder circuit
US Patent 7529113 Magnetic storage device
US Patent 7529127 Memory device and method thereof
US Patent 7535748 Semiconductor memory device
US Patent 7535760 Memory devices and memory systems having the same
US Patent 7539048 Method and apparatus processing variable resistance memory cell write operation
US Patent 7542365 Apparatus and method for accessing a synchronous serial memory having unknown address bit field size
US Patent 7542370 Reversible polarity decoder circuit
US Patent 7548483 Memory device and method having multiple address, data and command buses
US Patent 7551483 Non-volatile memory with predictive programming
US Patent 7551484 Non-volatile memory and method with reduced source line bias errors
US Patent 7551485 Semiconductor memory device
US Patent 7551492 Non-volatile semiconductor memory with page erase
US Patent 7551494 Single-poly non-volatile memory device and its operation method
US Patent 7554853 Non-volatile storage with bias based on selective word line
US Patent 7554854 Method for deleting data from NAND type nonvolatile memory
US Patent 7561461 Non-volatile semiconductor memory device
US Patent 7567451 Ferroelectric memory device and electronic equipment
US Patent 7577043 Voltage regulator for semiconductor memory
US Patent 7580297 Readout of multi-level storage cells
US Patent 7580319 Input latency control circuit, a semiconductor memory device including an input latency control circuit and method thereof
US Patent 7583539 Non-volatile storage with bias for temperature compensation
US Patent 7586791 Delay circuit for controlling a pre-charging time of bit lines of a memory cell array
US Patent 7589992 Semiconductor device having three dimensional structure
US Patent 7590017 DRAM bitline precharge scheme
US Patent 7593253 Semiconductor device
US Patent 7593274 Semiconductor integrated circuit and relief method and test method of the same
US Patent 7596014 Semiconductor device
US Patent 7596027 Semiconductor storage device having page copying function
US Patent 7599208 Nonvolatile ferroelectric memory device and refresh method thereof
US Patent 7602651 Semiconductor integrated circuit device
US Patent 7606070 Systems for margined neighbor reading for non-volatile memory read operations including coupling compensation
US Patent 7609543 Method and implementation of stress test for MRAM
US Patent 7616489 Memory array segmentation and methods
US Patent 7630232 Synthetic anti-ferromagnetic structure with non-magnetic spacer for MRAM applications
US Patent 7630251 Semiconductor memory device and method for erasing the same
US Patent 7633789 Planar third dimensional memory with multi-port access
US Patent 7633813 Method of performing an erase operation in a non-volatile memory device
US Patent 7633814 Memory device and method of operating such
US Patent 7636263 Semiconductor memory having function to determine semiconductor low current
US Patent 7639539 Method and apparatus for programming data of memory cells considering floating poly coupling
US Patent 7643331 Semiconductor device
US Patent 7643335 Apparatus and systems using phase change memories
US Patent 7643336 Phase change memory device
US Patent 7643348 Predictive programming in non-volatile memory
US Patent 7646631 Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods
US Patent 7646640 Semiconductor memory device
US Patent 7646645 Method and apparatus for testing the functionality of a page decoder
US Patent 7649795 Memory with flexible serial interfaces and method for accessing memory thereof
US Patent 7649799 Semiconductor memory device
US Patent 7652939 Semiconductor memory device and method for driving the same
US Patent 7656696 Resistive memory device having resistor part for controlling switching window
US Patent 7656721 Semiconductor device
US Patent 7660145 Storage device and semiconductor device
US Patent 7660155 Non-volatile memory device and method of driving the same
US Patent 7660168 Read operation of multi-port memory device
US Patent 7663907 Die customization using programmable resistance memory elements
US Patent 7663937 Semiconductor memory device
US Patent 7668006 Multi-port phase change random access memory cell and multi-port phase change random access memory device including the same
US Patent 7668007 Memory system including a resistance variable memory device
US Patent 7668034 Power voltage supplier of semiconductor memory device
US Patent 7672157 Gated diode nonvolatile memory cell array
US Patent 7672183 Semiconductor memory device with two-stage input buffer
US Patent 7672188 System for blocking multiple memory read port activation
US Patent 7675770 Phase change memory device
US Patent 7675775 Combined volatile nonvolatile array
US Patent 7675778 Memory devices having reduced word line current and method of operating and manufacturing the same
US Patent 7684234 Methods and apparatus for thermally assisted programming of a magnetic memory device
US Patent 7684274 High performance, area efficient direct bitline sensing circuit
US Patent 7688623 Magnetic memory cell and magnetic memory device
US Patent 7688633 Method for programming a memory device suitable to minimize floating gate coupling and memory device
US Patent 7688638 Faster programming of multi-level non-volatile storage through reduced verify operations
US Patent 7688669 Programmable SRAM source bias scheme for use with switchable SRAM power supply sets of voltages
US Patent 7697325 Non-volatile memory cell endurance using data encoding
US Patent 7697326 Reducing programming error in memory devices
US Patent 7697341 Method of testing a non-volatile memory device
US Patent 7706180 Method and apparatus for reduction of bit-line disturb and soft-erase in a trapped-charge memory
US Patent 7710800 Managing redundant memory in a voltage island
US Patent 7710804 Auto precharge circuit sharing a write auto precharge signal generating unit
US Patent 7715239 Memory voltage cycle adjustment
US Patent 7719906 Semiconductor device
US Patent 7724583 Internal voltage generator and control method thereof, and semiconductor memory device and system including the same
US Patent 7724584 Semiconductor memory device and method of compensating for signal interference thereof
US Patent 7729185 Apparatus and method for detection of address decoder open faults
US Patent 7729188 Method and circuit for implementing enhanced eFuse sense circuit
US Patent 7729198 Synchronous memory circuit
US Patent 7733711 Circuit and method for optimizing memory sense amplifier timing
US Patent 7738291 Memory page boosting method, device and system
US Patent 7742350 Semiconductor device
US Patent 7746684 Operating process of organic device
US Patent 7746699 Non-volatile memory read-check
US Patent 7746705 Selective application of word line bias to minimize fringe effects in electromagnetic fields during erase of nonvolatile memory
US Patent 7746718 Semiconductor memory, operating method of semiconductor memory, memory controller, and system
US Patent 7746720 Techniques for reducing leakage current in memory devices
US Patent 7746722 Metal programmable self-timed memories
US Patent 7746723 Semiconductor memory device and driving method thereof
US Patent 7751232 Method of testing PRAM device
US Patent 7751243 Semiconductor memory device provided with MOS transistor having charge accumulation layer and control gate and data write method of NAND flash memory
US Patent 7751264 Memory repair system and method
US Patent 7755957 Semiconductor memory, method of controlling the semiconductor memory, and memory system
US Patent 7768842 Semiconductor memory device voltage generating circuit for avoiding leakage currents of parasitic diodes
US Patent 7773436 Semiconductor device
US Patent 7778068 Semiconductor device
US Patent 7778085 Method of erasing in non-volatile memory device
US Patent 7778095 Semiconductor memory device and method for driving the same
US Patent 7778099 Semiconductor memory, memory system, and memory access control method
US Patent 7782675 Semiconductor memory device and data erase method thereof
US Patent 7782696 Semiconductor storage device
US Patent 7787290 Semiconductor device
US Patent 7787291 Programming a multilevel phase change memory cell
US Patent 7787306 Nonvolatile semiconductor memories for preventing read disturbance and reading methods thereof
US Patent 7791956 Method and system for simultaneous reads of multiple arrays
US Patent 7796462 Data flow control in multiple independent port
US Patent 7800942 Method and system for providing a magnetic element and magnetic memory being unidirectional writing enabled
US Patent 7800957 Data output circuit in semiconductor memory apparatus
US Patent 7800958 Voltage generating unit of semiconductor memory device
US Patent 7800961 Word line driver and semiconductor memory device having the same
US Patent 7804699 Segmented ternary content addressable memory search architecture
US Patent 7804709 Diode assisted switching spin-transfer torque memory unit
US Patent 7808842 System to adjust a reference current
US Patent 7808847 Memory repair circuit and repairable pseudo-dual port static random access memory
US Patent 7813190 Input circuit of semiconductor memory device ensuring enabled data input buffer during data input
US Patent 7813191 Semiconductor memory device overdriving for predetermined period and bitline sense amplifying method of the same
US Patent 7817471 Flash memory device and programming method
US Patent 7817479 Nonvolatile memory device using a variable resistive element and associated operating method
US Patent 7821867 Semiconductor memory device
US Patent 7826275 Memory circuit with high reading speed and low switching noise
US Patent 7830730 Semiconductor device
US Patent 7839674 Programmable matrix array with chalcogenide material
US Patent 7843720 Phase change memory and method discharging bitline
US Patent 7843745 Delay locked operation in semiconductor memory device
US Patent 7843759 Semiconductor memory device having reduced current consumption during data mask function
US Patent 7852667 ST-RAM employing a magnetic resonant tunneling diode as a spacer layer
US Patent 7852678 Non-volatile memory with improved sensing by reducing source line current
US Patent 7869270 Set algorithm for phase change memory cell
US Patent 7869271 Method of testing PRAM device
US Patent 7869299 Internal-voltage generating circuit and semiconductor device including the same
US Patent 7872890 Counter circuit for regular expression search engines
US Patent 7872921 Non-volatile semiconductor memory with page erase
US Patent 7872924 Multi-phase duty-cycle corrected clock signal generator and memory having same
US Patent 7876621 Adaptive dynamic reading of flash memories
US Patent 7876632 Semiconductor memory device and method for repairing the same
US Patent 7876639 Memory devices having redundant arrays for repair
US Patent 7881106 Nonvolatile semiconductor memory device
US Patent 7881141 Semiconductor device and refresh method
US Patent 7885090 Method and apparatus for CAM with redundancy
US Patent 7885101 Method for low-stress multilevel reading of phase change memory cells and multilevel phase change memory
US Patent 7889571 Buffering systems methods for accessing multiple layers of memory in integrated circuits
US Patent 7894282 Dynamic random access memory device and method of determining refresh cycle thereof
US Patent 7903458 Method and apparatus for reduction of bit-line disturb and soft-erase in a trapped-charge memory
US Patent 7903464 Memory array segmentation and methods
US Patent 7907471 Memory control circuit and semiconductor integrated circuit incorporating the same
US Patent 7911821 Semiconductor memory device
US Patent 7911861 Semiconductor memory device and method of testing semiconductor memory device
US Patent 7916525 Phase-change memory device
US Patent 7916562 Clock driver device and semiconductor memory apparatus having the same
US Patent 7924621 NAND-type flash memory and NAND-type flash memory controlling method
US Patent 7929333 Semiconductor memory device
US Patent 7929336 Integrated circuit including a memory element programmed using a seed pulse
US Patent 7929356 Method and system to access memory
US Patent 7936583 Variable resistive memory punchthrough access method
US Patent 7936586 Nonvolatile semiconductor storage apparatus and data programming method thereof
US Patent 7944741 Apparatus and systems using phase change memories
US Patent 7944742 Diode assisted switching spin-transfer torque memory unit
US Patent 7948782 Content addressable memory reference clock
US Patent 7948790 Semiconductor memory device
US Patent 7948798 Mixed multi-level cell and single level cell storage device
US Patent 7948811 Memory with shared read/write circuit
US Patent 7948818 Memory repair system and method
US Patent 7952938 Selective application of word line bias to minimize fringe effects in electromagnetic fields during erase of nonvolatile memory
US Patent 7952941 Method and apparatus for reducing leakage in bit lines of a memory device
US Patent 7957199 Method of erasing in non-volatile memory device
US Patent 7961497 Variable resistive memory punchthrough access method
US Patent 7961525 Method for deleting data from NAND type nonvolatile memory
US Patent 7965562 Predictive programming in non-volatile memory
US Patent 7965566 Circuit and method for controlling local data line in semiconductor memory device
US Patent 7978494 Radio frequency identification device initializing a memory using an offset voltage
US Patent 7978512 Semiconductor memory system
US Patent 7978537 Semiconductor memory device and driving method thereof
US Patent 7978561 Semiconductor memory devices having vertically-stacked transistors therein
US Patent 7983072 Semiconductor device
US Patent 7983090 Memory voltage cycle adjustment
US Patent 7983099 Dual function compatible non-volatile memory device
US Patent 7983100 Method for generating read enable signal and memory system using the method
US Patent 7986549 Apparatus and method for refreshing or toggling a phase-change memory cell
US Patent 7986567 Read buffering systems for accessing multiple layers of memory in integrated circuits
US Patent 7990769 Method of programming and sensing memory cells using transverse channels and devices employing same
US Patent 7995401 Non-volatile semiconductor memory with page erase
US Patent 8000135 Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US Patent 8004882 Spintronic devices with integrated transistors
US Patent 8009470 Nonvolatile semiconductor memory
US Patent 8009496 Semiconductor device including asymmetric sense amplifier
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009496 Semiconductor device including asymmetric sense amplifier
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009470 Nonvolatile semiconductor memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004882 Spintronic devices with integrated transistors
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000135 Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995401 Non-volatile semiconductor memory with page erase
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990769 Method of programming and sensing memory cells using transverse channels and devices employing same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986549 Apparatus and method for refreshing or toggling a phase-change memory cell
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986567 Read buffering systems for accessing multiple layers of memory in integrated circuits
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983090 Memory voltage cycle adjustment
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983099 Dual function compatible non-volatile memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983100 Method for generating read enable signal and memory system using the method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983072 Semiconductor device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978561 Semiconductor memory devices having vertically-stacked transistors therein
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978537 Semiconductor memory device and driving method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978512 Semiconductor memory system
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978494 Radio frequency identification device initializing a memory using an offset voltage
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7965562 Predictive programming in non-volatile memory
Load more
Find more people like David Lam
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
By using this site, you agree to our
Terms of Service
.
SUBSCRIBE