Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Tuan T Nguyen
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 12 Aug, 2022
"Edit from table cell"
Екатерина Петровская
edited on 12 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Company Operating Status
Active
Edits on 6 Aug, 2022
"update inverses"
Golden AI
edited on 6 Aug, 2022
Edits made to:
Infobox
(
-1
properties)
Infobox
Founder of
Ver-Tech Labs
Edits on 5 Aug, 2022
"update inverses"
Golden AI
edited on 5 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Founder of
Ver-Tech Labs
Edits on 28 Jul, 2022
"rollback to version 26109559"
Megan Gustafson
edited on 28 Jul, 2022
Edits made to:
Infobox
(
-1
properties)
Infobox
Twitter URL
https://twitter.com/ttnguyen183
Edits on 15 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 15 Dec, 2021
Edits made to:
Infobox
(
-689
properties)
Infobox
Patent primary examiner of
US Patent 11170858 Method and apparatus for eliminating EEPROM bit-disturb
US Patent 11170870 On-chip-copy for integrated memory assembly
US Patent 7088611 MRAM with switchable ferromagnetic offset layer
US Patent 7088612 MRAM with vertical storage element in two layer-arrangement and field sensor
US Patent 7088618 Method of evaluating characteristics of semiconductor memory element, and method of extracting model parameter of semiconductor memory element
US Patent 7088627 Column redundancy scheme for non-volatile flash memory using JTAG input protocol
US Patent 7088630 Circuit and method for high speed sensing
US Patent 7088631 Semiconductor storage apparatus
US Patent 7088634 Semiconductor memory device for performing refresh operation
US Patent 7092285 State save-on-power-down using GMR non-volatile elements
US Patent 7092306 Semiconductor device capable of adjusting operation timing using antifuse
US Patent 7092308 Portable data storage apparatus
US Patent 7095643 Re-writable memory with multiple memory layers
US Patent 7095654 Method and system for programming and inhibiting multi-level, non-volatile memory cells
US Patent 7095657 Nonvolatile semiconductor memory device capable of realizing optimized erasing operation in a memory array
US Patent 7095662 Semiconductor memory device having first and second memory cell arrays and a program method thereof
US Patent 7095671 Electrical fuse control of memory slowdown
US Patent 7099181 Non-volatile dynamic random access memory
US Patent 7099206 High density bitline selection apparatus for semiconductor memory devices
US Patent 7099211 Flash memory device capable of reducing test time and test method thereof
US Patent 7099212 Embedded ROM device using substrate leakage
US Patent 7099226 Functional register decoding system for multiple plane operation
US Patent 7099234 Low power sleep mode operation technique for dynamic random access memory (DRAM) devices and integrated circuit devices incorporating embedded DRAM
US Patent 7102919 Methods and devices for determining writing current for memory cells
US Patent 7102932 Input and output buffers having symmetrical operating characteristics and immunity from voltage variations
US Patent 7102934 Sense amplifier systems and methods
US Patent 7102951 OTP antifuse cell and cell array
US Patent 7102958 Integrated circuit memory devices that support selective mode register set commands and related memory modules, memory controllers, and methods
US Patent 7106633 Write pointer error recovery systems and methods
US Patent 7106642 Semiconductor integrated circuit device in which a measure to counter soft errors is taken
US Patent 7110275 High speed NAND-type content addressable memory (CAM)
US Patent 7110277 Memory cell with non-destructive one-time programming
US Patent 7110305 Nonvolatile semiconductor memory device for outputting a status signal having an output data width wider than an input data width
US Patent 7113426 Non-volatile RAM cell and array using nanotube switch position for information state
US Patent 7113427 NVM PMOS-cell with one erased and two programmed states
US Patent 7116600 Memory device having terminals for transferring multiple types of data
US Patent 7123520 Buffer circuit and memory system for selectively outputting data strobe signal according to number of data bits
US Patent 7123530 AC sensing for a resistive memory
US Patent 7123535 Semiconductor integrated circuit device
US Patent 7126852 Semiconductor memory device having an error correcting code circuit
US Patent 7126859 Semiconductor integrated circuit that handles the input/output of a signal with an external circuit
US Patent 7126867 Semiconductor memory device for low power system
US Patent 7130220 Write once read only memory employing floating gates
US Patent 7130241 Semiconductor memory device having different synchronizing timings depending on the value of CAS latency
US Patent 7133322 Probe storage device
US Patent 11177001 3D NAND flash and operation method thereof
US Patent 7136303 System and method using a one-time programmable memory cell
US Patent 7136307 Write state machine architecture for flash memory internal instructions
US Patent 7136319 Reduced area, reduced programming voltage CMOS eFUSE-based scannable non-volatile memory bitcell
US Patent 7139188 Memory architecture and method of manufacture and operation thereof
US Patent 7142443 Reduced data line pre-fetch scheme
US Patent 7145791 Memory device having variable resistive memory element
US Patent 7145803 Semiconductor memory device
US Patent 7145826 Device for controlling temperature compensated self-refresh period
US Patent 7145832 Fully-hidden refresh dynamic random access memory
US Patent 7149128 Data latch
US Patent 7151696 Integrated circuit memory devices having hierarchical bit line selection circuits therein
US Patent 7151701 Self-adaptive program delay circuitry for programmable memories
US Patent 7151703 Semiconductor memory device including global IO line with low-amplitude driving voltage signal applied thereto
US Patent 7151717 Recording medium transport device and image forming apparatus
US Patent 7154777 Memory device capable of stable data writing
US Patent 7158422 System and method for communicating information to a memory device using a reconfigured device pin
US Patent 7167403 Semiconductor storage device and refresh control method therefor
US Patent 7170797 Test data topology write to memory using latched sense amplifier data and row address scrambling
US Patent 7173861 Nonvolatile memory device for preventing bitline high voltage from discharge
US Patent 7173863 Flash controller cache architecture
US Patent 7177203 Data readout circuit and semiconductor device having the same
US Patent 7177208 Circuit and method for operating a delay-lock loop in a power saving manner
US Patent 7177224 Controlling multiple signal polarity in a semiconductor device
US Patent 7177231 Selectable clock input
US Patent 7180769 World line segment select transistor on word line current source side
US Patent 7180772 High-density NVRAM
US Patent 7180775 Different numbers of bits per cell in non-volatile memory devices
US Patent 7180807 Semiconductor memory device having a delay circuit
US Patent 7184299 Nonvolatile SRAM memory cell
US Patent 7184306 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7184317 Method for programming multi-bit charge-trapping memory cell arrays
US Patent 7184331 Redundancy fuse control circuit and semiconductor memory device having the same and redundancy process method
US Patent 7184361 Method and apparatus for avoiding bi-directional signal fighting of serial interface
US Patent 7187577 Method and system for providing current balanced writing for memory cells and magnetic devices
US Patent 7187578 Magnetic elements having unique shapes
US Patent 7187579 Non-volatile ferromagnetic memory having sensor circuitry shared with its state change circuitry
US Patent 7187583 Method for reducing data error when flash memory storage device using copy back command
US Patent 7187585 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7187596 Semiconductor system having a source potential supply section
US Patent 7187611 Method of using an e-fuse device
US Patent 7187618 Circuit of SDRAM and method for data communication
US Patent 7190026 Integrated circuit employable with a power converter
US Patent 7190603 Nonvolatile memory array organization and usage
US Patent 7190610 Latch-up prevention for memory cells
US Patent 7193875 Cache hit logic of cache memory
US Patent 7193893 Write once read only memory employing floating gates
US Patent 7193895 Redundant memory content substitution apparatus and method
US Patent 7193899 Erase block data splitting
US Patent 7196928 Compensating for coupling during read operations of non-volatile memory
US Patent 7196946 Compensating for coupling in non-volatile storage
US Patent 7200028 Ferroelectric memory device and its driving method
US Patent 7200029 Ferroelectric storage device
US Patent 7200034 Magnetic memory device having yoke layer on write interconnection and method of manufacturing the same
US Patent 7200037 Spin-injection FET
US Patent 7200049 Methods for accelerated erase operations in non-volatile memory devices and related devices
US Patent 7203097 Method of operating a semiconductor device and the semiconductor device
US Patent 7203102 Semiconductor memory having tri-state driver device
US Patent 7203114 Semiconductor memory which performs the refresh operation internally and automatically without refresh commands from the exterior
US Patent 7203118 Semiconductor storage device and mobile electronic device
US Patent 7203123 Integrated DRAM memory device
US Patent 7203127 Apparatus and method for dynamically controlling data transfer in memory device
US Patent 7206224 Methods and systems for high write performance in multi-bit flash memory devices
US Patent 7206226 Non-volatile memory element having memory gate and control gate adjacent to each other
US Patent 7206227 Architecture for assisted-charge memory array
US Patent 7206240 Fast sensing scheme for floating-gate memory cells
US Patent 7206248 Voltage booster device for semi-conductor components
US Patent 7212447 NAND flash memory cell programming
US Patent 7212453 Semiconductor memory having an error correction function
US Patent 7212456 Apparatus for dynamically repairing a semiconductor memory
US Patent 7215582 Controlling multiple signal polarity in a semiconductor device
US Patent 7218568 Circuit and method for operating a delay-lock loop in a power saving manner
US Patent 7221609 Fine granularity DRAM refresh
US Patent 7221618 Semiconductor memory device having different synchronizing timings depending on the value of CAS latency
US Patent 7227780 Semiconductor device and control method thereof
US Patent 7227782 NAND flash memory device capable of improving read speed
US Patent 7227800 Noise suppression in memory device sensing
US Patent 7230859 Nonvolatile memory
US Patent 7230862 Semiconductor memory devices and methods of delaying data sampling signal
US Patent 7236393 Phase-change semiconductor memory device and method of programming same
US Patent 7236418 Reduced area, reduced programming voltage CMOS eFUSE-based scannable non-volatile memory bitcell
US Patent 7236423 Low power multi-chip semiconductor memory device and chip enable method thereof
US Patent 7239543 Magnetic tunnel junction current sensors
US Patent 7239562 Semiconductor device
US Patent 7245529 Dynamically tunable resistor or capacitor using a non-volatile floating gate memory cell
US Patent 7245546 Reduced area, reduced programming voltage CMOS efuse-based scannable non-volatile memory bitcell
US Patent 7245556 Methods for writing non-volatile memories for increased endurance
US Patent 7248497 Spin-injection FET
US Patent 7251174 Semiconductor memory device for low power system
US Patent 7254063 Non-volatile semiconductor memory device and method for reading the same
US Patent 7254087 Multi-port memory device
US Patent 7257021 Non-volatile ferromagnetic memory having sensor circuitry shared with its state change circuitry
US Patent 7260011 Semiconductor storage device and refresh control method therefor
US Patent 7262994 System for reducing read disturb for non-volatile storage
US Patent 7263008 Semiconductor memory device for securing a stable operation at a high speed operation
US Patent 7263017 AC sensing for a resistive memory
US Patent 7266020 Method and apparatus for address and data line usage in a multiple context programmable logic device
US Patent 7269082 Chip enable control circuit, memory control circuit, and data processing system
US Patent 7272058 Nonvolatile semiconductor memory device having redundant relief technique
US Patent 7277318 Magnetic random access memory and method of manufacturing the same
US Patent 7277342 Semiconductor memory having dummy bit line precharge/discharge circuit
US Patent 7277348 Memory cell comprising an OTP nonvolatile memory unit and a SRAM unit
US Patent 7277356 Methods of controlling memory modules that support selective mode register set commands
US Patent 7280404 Nonvolatile semiconductor memory device that erases stored data after a predetermined time period without the use of a timer circuit
US Patent 7283402 Methods and systems for high write performance in multi-bit flash memory devices
US Patent 7283410 Real-time adaptive SRAM array for high SEU immunity
US Patent 7283411 Flood mode implementation for continuous bitline local evaluation circuit
US Patent 7286393 System and method for hardening MRAM bits
US Patent 7286414 Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell
US Patent 7286432 Temperature update masking to ensure correct measurement of temperature when references become unstable
US Patent 7286435 Memory card device having low consumed power in the consumed power state
US Patent 7288810 Nonvolatile semiconductor memory device having double floating gate structure and method of manufacturing the same
US Patent 7292472 Memory device capable of stable data writing
US Patent 7292480 Memory card having buffer memory for storing testing instruction
US Patent 7295473 System for reducing read disturb for non-volatile storage
US Patent 7301808 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7301810 Compensating for coupling during read operations of non-volatile memory
US Patent 7301813 Compensating for coupling during read operations of non-volatile memory
US Patent 7301816 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7301839 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7307910 Redundancy program circuit and methods thereof
US Patent 7310271 Program-verify method of non-volatile memory device
US Patent 7315476 System and method for communicating information to a memory device using a reconfigured device pin
US Patent 7315477 Compensating for coupling during read operations of non-volatile memory
US Patent 7317647 Noise suppression in memory device sensing
US Patent 7319620 Input and output buffers having symmetrical operating characteristics and immunity from voltage variations
US Patent 7321501 Method for trimming programmable resistor to predetermined resistance
US Patent 7321509 Compensating for coupling in non-volatile storage
US Patent 7321510 Read operation for non-volatile storage that includes compensation for coupling
US Patent 7324378 Method of driving a program operation in a nonvolatile semiconductor memory device
US Patent 7327591 Staggered memory cell array
US Patent 7327602 Methods of accelerated life testing of programmable resistance memory elements
US Patent 7336541 NAND flash memory cell programming
US Patent 7336544 Semiconductor device
US Patent 7339814 Phase change memory array having equalized resistance
US Patent 7339826 Threshold voltage shift in NROM cells
US Patent 7342829 Memory device and method for operating a memory device
US Patent 7345925 Soft erasing methods for nonvolatile memory cells
US Patent 7349271 Cascaded test circuit with inter-bitline drive devices for evaluating memory cell performance
US Patent 7352649 High speed array pipeline architecture
US Patent 7355882 Method and device for performing active field compensation during programming of a magnetoresistive memory device
US Patent 7355888 Apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages
US Patent 7355889 Method for programming non-volatile memory with reduced program disturb using modified pass voltages
US Patent 7355902 Methods and apparatus for inline characterization of high speed operating margins of a storage element
US Patent 7355906 SRAM cell design to improve stability
US Patent 7355919 Semiconductor storage device and refresh control method therefor
US Patent 7355921 Device in a memory circuit for definition of waiting times
US Patent 7362608 Phase change memory fabricated using self-aligned processing
US Patent 7362613 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7362624 Transistor level shifter circuit
US Patent 7362640 Apparatus and method for self-refreshing dynamic random access memory cells
US Patent 7362651 Using common mode differential data signals of DDR2 SDRAM for control signal transmission
US Patent 11183234 Bitcell supporting bit-write-mask function
US Patent 7366034 Nonvolatile memory
US Patent 7369435 Write once read only memory employing floating gates
US Patent 7369445 Methods of operating memory systems including memory devices set to different operating modes and related systems
US Patent 7369452 Programmable cell
US Patent 7372749 Methods for repairing and for operating a memory component
US Patent 7372755 On-chip storage memory for storing variable data bits
US Patent 7376013 Compact virtual ground diffusion programmable ROM array architecture, system and method
US Patent 7376018 Non-volatile memory device with single transistor memory cell
US Patent 7376022 Method using a one-time programmable memory cell
US Patent 7376032 Method and apparatus for a dummy SRAM cell
US Patent 7376034 Parallel data storage system
US Patent 7376038 Fast access memory architecture
US Patent 7379318 Semiconductor integrated circuit device and method for manufacturing the same
US Patent 7379352 Random access memory (RAM) method of operation and device for search engine systems
US Patent 7379370 Semiconductor memory
US Patent 7379380 Low power multi-chip semiconductor memory device and chip enable method thereof
US Patent 7382646 Memory architecture containing a high density memory array of semi-volatile or non-volatile memory elements
US Patent 7385837 Nonvolatile memory cell and methods for operating a nonvolatile memory cell
US Patent 7385859 Semiconductor memory devices and methods for generating column enable signals thereof
US Patent 7388789 NAND memory device and programming methods
US Patent 7388792 Memory management device and memory device
US Patent 7391636 Semiconductor memory device and arrangement method thereof
US Patent 7391639 Memory device and method for reading data
US Patent 7391667 Semiconductor integrated circuit
US Patent 7394693 Multiple select gate architecture
US Patent RE40423 Multiport RAM with programmable data port configuration
US Patent 7397708 Technique to suppress leakage current
US Patent 7400540 Programmable memory and access method for the same
US Patent 7403426 Memory with dynamically adjustable supply
US Patent 7403438 Memory array architecture and method for high-speed distribution measurements
US Patent 7405984 System and method for providing programmable delay read data strobe gating with voltage and temperature compensation
US Patent 7408804 Systems for soft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells
US Patent 7408820 Nonvolatile semiconductor memory with virtual ground array
US Patent 7408823 Semiconductor device and method thereof
US Patent 7408834 Flash controller cache architecture
US Patent 7411812 Memory architecture and method of manufacture and operation thereof
US Patent 7411839 Data input circuit of semiconductor memory device and data input method thereof
US Patent 7411845 Redundancy circuit and semiconductor apparatus having the redundancy circuit
US Patent 7411858 Dual-plane type flash memory device having random program function and program operation method thereof
US Patent 7414881 Magnetization direction control method and application thereof to MRAM
US Patent 7414895 NAND flash memory cell programming
US Patent 7417899 Method of verifying flash memory device
US Patent 7417904 Adaptive gate voltage regulation
US Patent 7420858 Methods and apparatus for read/write control and bit selection with false read suppression in an SRAM
US Patent 7420864 Temperature update masking to ensure correct measurement of temperature when references become unstable
US Patent 7420867 Semiconductor memory device and method for operating a semiconductor memory device
US Patent 7423917 Data readout circuit of memory cells, memory circuit and method of reading out data from memory cells
US Patent 7426129 Layout structures in semiconductor memory devices including bit line layout for higher density migration
US Patent 7428168 Semiconductor memory device sharing a data line sense amplifier and a write driver in order to reduce a chip size
US Patent 7433243 Operation method of non-volatile memory
US Patent 7436692 Phase change memory cell with junction selector and manufacturing method thereof
US Patent 7440321 Multiple select gate architecture with select gates of different lengths
US Patent 7440337 Nonvolatile semiconductor memory apparatus having buffer memory for storing a program and buffering work data
US Patent 7443727 Semiconductor memory device having redundancy circuit for replacing a defective part
US Patent 7443756 Memory device having redundancy fuse blocks arranged for testing
US Patent 7447067 Method and apparatus for programming multi level cell flash memory device
US Patent 7450451 Nonvolatile memory system and method for controlling nonvolatile memory
US Patent 7453713 Dual chip package
US Patent 7453740 Method and apparatus for initializing reference cells of a toggle switched MRAM device
US Patent 7453749 Semiconductor memory device with electrically rewritable and non-volatile memory cells arranged therein
US Patent 7453758 Control system for a dynamic random access memory and method of operation thereof
US Patent 7457189 Integrated circuit memory devices that support selective mode register set commands and related methods
US Patent 7463511 Phase change memory device using multiprogramming method
US Patent 7463529 Word line driving circuit putting word line into one of high level, low level and high impedance
US Patent 7463544 Device programmable to operate as a multiplexer, demultiplexer, or memory device
US Patent 7466616 Bit line sense amplifier and method thereof
US Patent 7468922 Apparatus and method for dynamically repairing a semiconductor memory
US Patent 7471555 Thermally insulated phase change memory device
US Patent 7471561 Method for preventing memory from generating leakage current and memory thereof
US Patent 7471562 Method and apparatus for accessing nonvolatile memory with read error by changing read reference
US Patent 7471586 Semiconductor memory device which controls refresh of a memory array in normal operation
US Patent 7474586 Random access memory (RAM) method of operation and device for search engine systems
US Patent 7477565 Redundancy program circuit and methods thereof
US Patent 7477568 Using common mode differential data signals of DDR2 SDRAM for control signal transmission
US Patent 7480195 Internal data comparison for memory testing
US Patent 7480202 High speed array pipeline architecture
US Patent 7489551 Memory architecture and method of manufacture and operation thereof
US Patent 7489562 Multiple use memory chip
US Patent 7489565 Flash memory device including multi-buffer block
US Patent 7489570 Semiconductor memory device with hierarchical bit line structure
US Patent 7492002 Non-volatile memory device with a select gate electrode and a control gate electrode formed on a floating gate
US Patent 7492654 Memory device for retaining data during power-down mode and method of operating the same
US Patent 7492657 Semiconductor device temperature sensor and semiconductor storage device
US Patent 7495971 Circuit and a method of determining the resistive state of a resistive memory cell
US Patent 7495984 Resistive memory devices including selected reference memory cells
US Patent 7495989 Portable data storage apparatus
US Patent 7499338 Partitioned soft programming in non-volatile memory
US Patent 7502253 Spin-transfer based MRAM with reduced critical current density
US Patent 7505325 Low voltage low capacitance flash memory array
US Patent 7508702 Programming method of magnetic random access memory
US Patent 7508721 Use of data latches in multi-phase programming of non-volatile memories
US Patent 7511984 Phase change memory
US Patent 7515462 Writing method for magnetic memory cell and magnetic memory array structure
US Patent 7515465 Structures and methods to store information representable by a multiple bit binary word in electrically erasable, programmable read-only memories (EEPROM)
US Patent 7515468 Nonvolatile memory device
US Patent 11189332 Voltage controller and memory device including same
US Patent 7518899 Method of providing optimal field programming of electronic fuses
US Patent 7518912 Multi-level non-volatile memory
US Patent 7518913 Read method of memory device
US Patent 7518920 Flash memory device including a dummy cell
US Patent 7518939 Portable data storage apparatus
US Patent 7522465 Semiconductor memory device, and data transmitting/receiving system
US Patent 7525848 Method for erasing and changing data of floating gate flash memory
US Patent 7525852 Nonvolatile memory
US Patent 7529118 Generalized interlocked register cell (GICE)
US Patent 7529132 Single-poly non-volatile memory
US Patent 7529138 Flash memory devices, methods of erasing flash memory devices and memory systems including the same
US Patent 7532508 Semiconductor memory device having phase change memory cells arranged in a checker manner
US Patent 7532511 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7532513 Apparatus and method for detecting word line leakage in memory devices
US Patent 7532528 Sense amplifier method and arrangement
US Patent 7532539 Semiconductor device whose operation frequency and power supply voltage are dynamically controlled according to load
US Patent 7535754 Integrated circuit memory devices with MRAM voltage divider strings therein
US Patent 7535770 Flash memory device with reduced drain stresses
US Patent 7535780 Semiconductor memory device and redundancy method of the same
US Patent 7535790 Semiconductor device using dynamic circuit
US Patent 7535792 Data transmission control device, and data transmission control method
US Patent 7539061 Method of programming flash memory device
US Patent 7539064 Precharge circuit of semiconductor memory apparatus
US Patent 7539068 Memory and multi-state sense amplifier thereof
US Patent 7542333 Logic cell protected against random events
US Patent 7542343 Planar NAND flash memory
US Patent 7542344 Non-volatile memory device and self-compensation method thereof
US Patent 7542360 Programmable bias for a memory array
US Patent 7542362 Sense-amplifier circuit for a memory device with an open bit line architecture
US Patent 7542364 Semiconductor memory device
US Patent 7545695 Asynchronous sense amplifier for read only memory
US Patent 7548451 Phase change random access memory
US Patent 7548453 Memory array with readout isolation
US Patent 7548454 Memory array with readout isolation
US Patent 7548457 Multi-bit nonvolatile memory device and related programming method
US Patent 7548469 Circuit and method of generating a boosted voltage in a semiconductor memory device
US Patent 7548473 Apparatus and methods for determining memory device faults
US Patent 7548476 Integrated circuit and method of operating such a circuit
US Patent 7548485 Semiconductor memory device capable of synchronous/asynchronous operation and data input/output method thereof
US Patent 7551504 Apparatus and method of detecting refresh cycle of semiconductor memory
US Patent 7554838 Simulating circuit for magnetic tunnel junction device
US Patent 7554844 Integrated circuit with analog or multilevel storage cells and user-selectable sampling frequency
US Patent 7554873 Three-dimensional memory devices and methods of manufacturing and operating the same
US Patent 7561466 Non-volatile memory copy back
US Patent 7561490 Semiconductor memory device and method for driving the same
US Patent 7564708 Method of programming memory device
US Patent 7564734 Integrated circuit device and electronic instrument
US Patent 7570535 Semiconductor integrated circuit device having memory macros and logic cores on board
US Patent 7573745 Multiple use memory chip
US Patent 7573752 NAND flash memory cell programming
US Patent 7573753 Semiconductor device
US Patent 7573754 Nonvolatile memory, apparatus and method for determining data validity of the same
US Patent 7577022 Electric element, memory device, and semiconductor integrated circuit formed using a state-variable material whose resistance value varies according to an applied pulse voltage
US Patent 7577039 Memory interface to bridge memory buses
US Patent 7577041 Semiconductor memory device and writing method thereof
US Patent 7577058 Semiconductor device having input detection circuit which operates in a synchronous operation and an asynchronous operation
US Patent 7580289 Discharge circuit for a word-erasable flash memory device
US Patent 7580292 Method for programming a multilevel memory
US Patent 7580299 Circuit for generating a reference voltage
US Patent 7580304 Multiple bus charge sharing
US Patent 7583525 Method of driving storage device
US Patent 7583532 Charge-trapping memory device and methods for its manufacturing and operation
US Patent 7583543 Semiconductor memory device including write selectors
US Patent 7583545 Method of storing data in a multi-bit-cell flash memory
US Patent 7583547 Over-driving circuit in semiconductor memory device
US Patent 7583556 Switching circuit for CMOS circuit
US Patent 7586771 Tree-style and-type match circuit device applied to content addressable memory
US Patent 7586784 Apparatus and methods for programming multilevel-cell NAND memory devices
US Patent 7586786 Nonvolatile semiconductor memory
US Patent 7586787 Reducing bit line leakage current in non-volatile memories
US Patent 7589997 Non-volatile semiconductor memory device that performs data allocation
US Patent 7590011 Memory card, data driving method thereof, and memory card system including the same
US Patent 7590020 Semiconductor memory, semiconductor memory system and method of monitoring dynamic temperature thereof
US Patent 7593262 Memory structure and operating method thereof
US Patent 7593267 Method of writing data to a semiconductor memory device
US Patent 7596047 Memory card and control chip capable of supporting various voltage supplies and method of supporting voltages thereof
US Patent 7596049 Semiconductor memory device with a plurality of bank groups each having a plurality of banks sharing a global line group
US Patent 7599213 Low surface energy coatings in probe recording
US Patent 7599224 Systems for coarse/fine program verification in non-volatile memory using different reference levels for improved sensing
US Patent 7599237 Memory device and method for precharging a memory device
US Patent 7599240 Internal voltage generator of semiconductor memory device
US Patent 7599242 Test circuit for multi-port memory device
US Patent 7602636 Spin MOSFET
US Patent 7602645 Method and apparatus for varying the programming duration and/or voltage of an electrically floating body transistor, and memory cell array implementing same
US Patent 7602654 Semiconductor memory device comprising a plurality of static memory cells
US Patent 7602655 Embedded system
US Patent 7606054 Cache hit logic of cache memory and processor chip having the same
US Patent 7606056 Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array thereby manufactured
US Patent 7606057 Metal line layout in a memory cell
US Patent 7606067 Method to create a uniformly distributed multi-level cell (MLC) bitstream from a non-uniform MLC bitstream
US Patent 7606071 Compensating source voltage drop in non-volatile storage
US Patent 7606072 Non-volatile storage with compensation for source voltage drop
US Patent 7606081 Device programmable to operate as a multiplexer, demultiplexer, or memory device
US Patent 7606088 Sense amplifier circuit
US Patent 7606090 Redundancy program circuit and methods thereof
US Patent 7606092 Testing for SRAM memory data retention
US Patent 7606105 Deep power down mode control circuit
US Patent 7609548 Method of programming a multi level cell
US Patent 7609550 Compact virtual ground diffusion programmable ROM array architecture, system and method
US Patent 7609559 Word line drivers having a low pass filter circuit in non-volatile memory device
US Patent 7609571 Semiconductor memory device having a control unit receiving a sensing block selection address signal and related method
US Patent 7609573 Embedded memory databus architecture
US Patent 7609574 Method, apparatus and system for global shared memory using serial optical memory
US Patent 7609575 Method, apparatus and system for N-dimensional sparse memory using serial optical memory
US Patent 7609580 Redundancy program circuit and methods thereof
US Patent 7613039 Arrangement and method for controlling a micromechanical element
US Patent 7613067 Soft error robust static random access memory cells
US Patent 7616472 Method and apparatus for non-volatile multi-bit memory
US Patent 7616482 Multi-state memory cell with asymmetric charge trapping
US Patent 7616504 High speed array pipeline architecture
US Patent 7616512 Semiconductor memory device with hierarchical bit line structure
US Patent 7616519 Semiconductor integrated circuit device
US Patent 7619912 Memory module decoder
US Patent 7619925 Virtual ground array memory and programming method thereof
US Patent 7619941 Parallel data storage system
US Patent 7623365 Memory device interface methods, apparatus, and systems
US Patent 7623370 Resistance change memory device
US Patent 7623393 Semiconductor memory apparatus
US Patent 7623405 SRAM with switchable power supply sets of voltages
US Patent 7626841 Content data storage device and its control method
US Patent 7626846 Method and media for improving ferroelectric domain stability in an information storage device
US Patent 7626847 Memory device, motion vector detection device, and detection method
US Patent 7633792 Static random access memory cell
US Patent 7633793 Static random access memory cell
US Patent 7633794 Static random access memory cell
US Patent 7633799 Method combining lower-endurance/performance and higher-endurance/performance information storage to support data processing
US Patent 7633832 Circuit for outputting data of semiconductor memory apparatus
US Patent 7636273 Integrated circuit memory devices that support selective mode register set commands
US Patent 7636274 Memory module with a circuit providing load isolation and memory domain translation
US Patent 7639524 Multi-bit nonvolatile memory devices and methods of operating the same
US Patent 7639560 Output control signal generating circuit
US Patent 7639561 Multi-port memory device having variable port speeds
US Patent 7643346 NAND type nonvolatile semiconductor memory device having sideface electrode shared by memory cells
US Patent 7643350 Nonvolatile semiconductor memory device and method of writing data into the same
US Patent 7643351 Erase voltage generator circuit for providing uniform erase execution time and nonvolatile memory device having the same
US Patent 7643371 Address/data multiplexed device
US Patent 7646630 Programmable matrix array with chalcogenide material
US Patent 7646637 Nonvolatile memory having modified channel region interface
US Patent 7646650 Buffer component for a memory module, and a memory module and a memory system having such buffer component
US Patent 7646659 Semiconductor device temperature sensor and semiconductor storage device
US Patent 7646666 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7646667 Flash EEprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7649796 Semiconductor memory and operating method of same
US Patent 7652912 Nonvolatile semiconductor memory device performing data writing in a toggle manner
US Patent 7652932 Memory system having incorrupted strobe signals
US Patent 7652935 Semiconductor memory device capable of achieving narrower distribution width of threshold voltages of memory cells and method of data write in the same
US Patent 7656694 Methods of programming one-time programmable devices including chalcogenide material
US Patent 7656704 Multi-level operation in nitride storage memory cell
US Patent 7656723 Semiconductor memory device with hierarchical bit line structure
US Patent 7656737 Pumping circuit for multiple nonvolatile memories
US Patent 7656744 Memory module with load capacitance added to clock signal input
US Patent 7660146 Ferroelectric recording medium
US Patent 7660151 Method for programming an integrated circuit, method for programming a plurality of cells, integrated circuit, cell arrangement
US Patent 7660161 Integrated flash memory systems and methods for load compensation
US Patent 7663902 Memory device in which data is written or read by a switching operation of a bit line that is inserted into a trench formed between a plurality of word lines
US Patent 7663928 Sense amplifier circuit having current mirror architecture
US Patent 7663938 Tree-style AND-type match circuit device applied to content addressable memory
US Patent 7663946 Semiconductor memory device having on-die-termination device and operation method thereof
US Patent 7663955 Delayed sense amplifier multiplexer isolation
US Patent 7663964 Memory device, memory system and method of operating such
US Patent 7668016 Non-volatile memory devices and programming methods thereof including moving electrons through pad oxide layers between charge trap layers
US Patent 7668039 Address counter, semiconductor memory device having the same, and data processing system
US Patent 7672185 Method and apparatus to monitor circuit variation effects on electrically programmable fuses
US Patent 7672190 Input latch circuit and method
US Patent 7675784 Semiconductor memory device with dummy bit lines for charge and discharge timing
US Patent 7675786 Method of operating a semiconductor memory device having a recessed control gate electrode
US Patent 7679955 Semiconductor switching device
US Patent 7684235 Phase change memory
US Patent 7684240 Flash memory device having bit lines decoded in irregular sequence
US Patent 7684252 Method and structure for operating memory devices on fringes of control gate
US Patent 7684273 Sense amplifier biasing method and apparatus
US Patent 7688629 Flash memory including reduced swing amplifiers
US Patent 7688642 Non-volatile memory device and method for programming/erasing the same
US Patent 7688656 Integrated circuit memory having dynamically adjustable read margin and method therefor
US Patent 7688662 Method for hiding a refresh in a pseudo-static memory
US Patent 7688663 Anti-fuse repair control circuit and semiconductor device including DRAM having the same
US Patent 7688672 Self-timed interface for strobe-based systems
US Patent 7692995 Redundancy program circuit and methods thereof
US Patent 7697322 Integrated circuits; method for manufacturing an integrated circuit; method for decreasing the influence of magnetic fields; memory module
US Patent 7697328 Split gate flash memory cell with ballistic injection
US Patent 7697335 Multiple select gate architecture
US Patent 7697345 Nonvolatile memory system, semiconductor memory, and writing method
US Patent 7697362 Arbitration for memory device with commands
US Patent 7697371 Circuit and method for calibrating data control signal
US Patent 7701770 Flash memory device and program method thereof
US Patent 7706181 Multi-bit programming device and method using single-bit memory cells
US Patent 7706204 Portable data storage apparatus
US Patent 7710764 Semiconductor memory cells with shared p-type well
US Patent 7710775 Cell array of memory device sharing selection line
US Patent 7710780 Semiconductor non-volatile memory
US Patent 7710817 Semiconductor memory device having a delay locked loop (DLL) and method for driving the same
US Patent 7715219 Non-volatile programmable memory cell and memory array
US Patent 7715227 Programmable ROM using two bonded strata
US Patent 7715232 Method of determining a flag state of a non-volatile memory device
US Patent 7715235 Non-volatile memory and method for ramp-down programming
US Patent 7715262 Hybrid DRAM
US Patent 7715272 Semiconductor device having latency counter
US Patent 7719882 Advanced MRAM design
US Patent 7719902 Enhanced bit-line pre-charge scheme for increasing channel boosting in non-volatile storage
US Patent 7724576 Soft programming method of non-volatile memory device
US Patent 7724579 Semiconductor memory devices and method for preventing mismatch of reference signals in data sending
US Patent 7724602 Memory controller with programmable regression model for power control
US Patent 7729171 Multiple select gate architecture with select gates of different lengths
US Patent 7733680 Non-volatile memory module for preventing system failure and system including the same
US Patent 7733706 Flash memory device and erase method thereof
US Patent 7733726 Sense amplifier for non-volatile memories
US Patent 7738304 Multiple use memory chip
US Patent 7742327 Computer-readable medium encoding a back-gate controlled asymmetrical memory cell and memory using the cell
US Patent 7742329 Word line transistor strength control for read and write in spin transfer torque magnetoresistive random access memory
US Patent 7742338 Local self-boost inhibit scheme with shielded word line
US Patent 7742341 Semiconductor memory device and related programming method
US Patent 7742345 Data input circuit of semiconductor memory apparatus and method of inputting the data
US Patent 7742354 Random access memory data resetting method
US Patent 7742357 Securing an integrated circuit
US Patent 7746694 Nonvolatile memory array having modified channel region interface
US Patent 7751220 Method and arrangement for associative memory device based on ferrofluid
US Patent 7751245 Programming sequence in NAND memory
US Patent 7755953 Semiconductor memory device with minimum burst length bit transfer in parallel to and from a FIFO block
US Patent 7760548 Semiconductor memory having both volatile and non-volatile functionality and method of operating
US Patent 7760562 Address multiplexing in pseudo-dual port memory
US Patent 7760578 Enhanced power distribution in an integrated circuit
US Patent 7760581 Active driver control circuit for semiconductor memory apparatus
US Patent 7764533 Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
US Patent 7768837 Flash memory device with write driver and bit line detecting driving circuits
US Patent 7768852 Precharge control circuit in semiconductor memory apparatus
US Patent 7773411 Phase change memory and control method thereof
US Patent 7773421 Method and apparatus for accessing memory with read error by changing comparison
US Patent 7773424 Circuit for and an electronic device including a nonvolatile memory cell and a process of forming the electronic device
US Patent 7773433 Method for managing a non-volatile memory in a smart card
US Patent 7778071 Phase change memory device having decentralized driving units
US Patent 7778073 Integrated circuit having NAND memory cell strings
US Patent 7778074 System and method to control one time programmable memory
US Patent 7778084 Non-volatile memory devices and operating methods thereof
US Patent 7778089 Semiconductor memory device including write driver control circuit and write driver control method
US Patent 7778103 Semiconductor memory device for independently selecting mode of memory bank and method of controlling thereof
US Patent 7782685 Semiconductor device and operating method thereof
US Patent 7782688 Semiconductor memory device and test method thereof
US Patent 7782697 DRAM with hybrid sense amplifier
US Patent 7787293 Semiconductor memory device
US Patent 7787298 Method for preventing memory from generating leakage current and memory thereof
US Patent 7787314 Dynamic real-time delay characterization and configuration
US Patent 7787322 Multi-port memory device having self-refresh mode
US Patent 7787324 Processor instruction cache with dual-read modes
US Patent 7791970 Biased sensing module
US Patent 7791972 Design structure for providing optimal field programming of electronic fuses
US Patent 7796438 Flash memory device and method of programming the same
US Patent 7796439 Semiconductor memory device and write method thereof
US Patent 7796449 Integrated circuit, method to program a memory cell array of an integrated circuit, and memory module
US Patent 7796451 Integrated circuits and methods to compensate for defective memory in multiple layers of memory
US Patent 7800950 Memory devices and methods using selective self-boost programming operations
US Patent 7800966 Precharge control circuit
US Patent 7800975 Digital data buffer with phase aligner
US Patent 7804704 PMC memory with improved retention time and writing speed
US Patent 7804720 Integrated circuit memory devices including mode registers set using a data input/output bus
US Patent 7804725 Write driving circuit and semiconductor memory apparatus using the same
US Patent 7804732 Memory control with selective retention
US Patent 7808811 Resistance semiconductor memory device having three-dimensional stack and word line decoding method thereof
US Patent 7808819 Method for adaptive setting of state voltage levels in non-volatile memory
US Patent 7808830 Semiconductor device and method for adjusting reference levels of reference cells
US Patent 7808833 Method of operating an integrated circuit, integrated circuit and method to determine an operating point
US Patent 7808851 Test circuit for multi-port memory device
US Patent 7813164 Magneto resistance element and magnetic random access memory
US Patent 7813175 Smart card capable of sensing light
US Patent 7813184 Multi-block memory device erasing methods and related memory devices
US Patent 7813188 Non-volatile memory device and a method of programming a multi level cell in the same
US Patent 7813216 Reading of the state of a non-volatile storage element
US Patent 7817462 Magnetic random access memory
US Patent 7817467 Memory controller self-calibration for removing systemic influence
US Patent 7817480 Nonvolatile memory
US Patent 7821851 Semiconductor memory device capable of operating in a plurality of operating modes and method for controlling thereof
US Patent 7826244 Low cost high density rectifier matrix memory
US Patent 7826251 High performance metal gate polygate 8 transistor SRAM cell with reduced variability
US Patent 7826267 Method and apparatus for reading and programming a non-volatile memory cell in a virtual ground array
US Patent 7826295 Semiconductor memory device including a repair circuit which includes mode fuses
US Patent 7826300 Semiconductor memory apparatus
US Patent 7830699 Resistance variable memory device reducing word line voltage
US Patent 7830701 Contemporaneous margin verification and memory access for memory cells in cross point memory arrays
US Patent 7830709 Integrated circuit, method of reading data stored within a memory device of an integrated circuit, method of writing data into a memory device of an integrated circuit, memory module, and computer program
US Patent 7830732 Staged-backup flash backed dram module
US Patent 7835178 Apparatus and method for detecting word line leakage in memory devices
US Patent 7835193 Flash memory device and method of erasing flash memory device
US Patent 7835209 Method and apparatus for controlling reading level of memory cell
US Patent 7835219 Multi-port memory device
US Patent 7839672 Phase change memory array circuits and methods of manufacture
US Patent 7839687 Multi-pass programming for memory using word line coupling
US Patent 7839698 Semiconductor memory device of controlling bit line sense amplifier
US Patent 7839708 Semiconductor apparatus and testing method using different internal voltages to output binary signals
US Patent 7843721 Memory cell including an emitter follower and emitter follower sensing scheme and method of reading data therefrom
US Patent 7843729 Methods and apparatus for using a configuration array similar to an associated data array
US Patent 7843743 Data output circuit for semiconductor memory apparatus
US Patent 7843747 System and method for better testability of OTP memory
US Patent 7852656 One-time programmable cell and memory device having the same
US Patent 7852661 Write-assist SRAM cell
US Patent 7852663 Nonvolatile programmable logic gates and adders
US Patent 7852679 Integrated flash memory systems and methods for load compensation
US Patent 7852680 Operating method of multi-level memory cell
US Patent 7852699 Power saving method and circuit thereof for a semiconductor memory
US Patent 7852705 Method of and circuit for configuring a plurality of memory elements
US Patent 7859890 Memory device with multiple capacitor types
US Patent 7859916 Symmetrically operating single-ended input buffer devices and methods
US Patent 7859924 Apparatus for controlling test mode of semiconductor memory
US Patent 7859933 Semiconductor memory device and operating method thereof
US Patent 7864571 Memory cell programming method and semiconductor memory device
US Patent 7864622 Low power multi-chip semiconductor memory device and chip enable method thereof
US Patent 7864623 Semiconductor device having latency counter
US Patent 7869262 Memory device with an asymmetric layout structure
US Patent 7869269 Phase-change memory device with error correction capability
US Patent 7869302 Programmable pulsewidth and delay generating circuit for integrated circuits
US Patent 7872891 Semiconductor device
US Patent 7872920 Word line drivers in non-volatile memory device and method having a shared power bank and processor-based systems using same
US Patent 7872927 Semiconductor memory device and method of controlling power source
US Patent 7876614 Multi-bit flash memory device and program and read methods thereof
US Patent 7876634 Apparatus and method for adjusting a supply voltage based on a read result
US Patent 7876641 Semiconductor integrated circuit
US Patent 7881136 Test mode signal generator for semiconductor memory and method of generating test mode signals
US Patent 7885128 Redundant memory array for replacing memory sections of main memory
US Patent 7885133 Memory control device
US Patent 7889552 Non-volatile semiconductor device
US Patent 7889554 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7889570 Memory device input buffer, related memory device, controller and system
US Patent 7889580 Memory system having incorrupted strobe signals
US Patent 7889582 Segmented write bitline system and method
US Patent 7889590 Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks
US Patent 7894226 Content addressable memory based on a ripple search scheme
US Patent 7894251 Semiconductor memory device
US Patent 7894272 Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
US Patent 7894288 Parallel data storage system
US Patent 7894293 Memory bank arrangement for stacked memory
US Patent 7894294 Operational mode control in serial-connected memory based on identifier
US Patent 7898843 Methods and apparatus for read/write control and bit selection with false read suppression in an SRAM
US Patent 7898875 Write assist circuit for improving write margins of SRAM cells
US Patent 7898886 Sense amplifiers and semiconductor devices including the same
US Patent 7903493 Design structure for estimating and/or predicting power cycle length, method of estimating and/or predicting power cycle length and circuit thereof
US Patent 7907436 Nonvolatile semiconductor storage device and data writing method therefor
US Patent 7907457 Memory and voltage monitoring device thereof
US Patent 7907467 Resistance semiconductor memory device having three-dimensional stack and word line decoding method thereof
US Patent 7911830 Scalable nonvolatile memory
US Patent 7911839 System and method to control one time programmable memory
US Patent 7911856 Three-dimensional memory devices and methods of manufacturing and operating the same
US Patent 7911864 Semiconductor memory device
US Patent 7911874 Semiconductor integrated circuit
US Patent 7920416 Increased magnetic damping for toggle MRAM
US Patent 7920433 Method and apparatus for storage device with a logic unit and method for manufacturing same
US Patent 7924639 Nonvolatile memory device using resistance material
US Patent 7924646 Fuse monitoring circuit for semiconductor memory device
US Patent 7924648 Memory power and performance management
US Patent 7929347 Compact virtual ground diffusion programmable ROM array architecture, system and method
US Patent 7929362 Integrated semiconductor memory with distributor line for redundant data lines
US Patent 7933158 Nonvolatile memory
US Patent 7933159 Semiconductor memory device and system with redundant element
US Patent 7936592 Non-volatile memory cell with precessional switching
US Patent 7936620 Receiver of semiconductor memory apparatus
US Patent 7936635 Semiconductor memory device and method for driving the same
US Patent 7936639 System and method for processing signals in high speed DRAM
US Patent 7940542 Semiconductor device having multiport memory
US Patent 7940546 ROM array
US Patent 7940561 Semiconductor device
US Patent 7944734 Integrating nonvolatile memory capability within SRAM devices
US Patent 7948799 Structure and method of sub-gate NAND memory with bandgap engineered SONOS devices
US Patent 7948803 Non-volatile memory device and a programmable voltage reference for a non-volatile memory device
US Patent 7948805 Method of programming a multi level cell
US Patent 7952909 Nonvolatile semiconductor memory device
US Patent 7952920 Phase change memory array circuits and methods of manufacture
US Patent 7952947 Sense amplifier for controlling flip error and driving method thereof
US Patent 7952949 Electronic circuit that comprises a memory matrix and method of reading for bitline noise compensation
US Patent 7957180 Phase change memory device having decentralized driving units
US Patent 7957196 Method of programming memory cells of series strings of memory cells
US Patent 7961506 Multiple memory cells with rectifying device
US Patent 7961533 Method and apparatus for implementing write levelization in memory subsystems
US Patent 7965533 Semiconductor device including plurality of parallel input/output lines and methods of fabricating and using the same
US Patent 7965539 Nonvolatile memory element, nonvolatile semiconductor memory apparatus, and reading method and writing method therefor
US Patent 7969780 Nonvolatile semiconductor memory using an adjustable threshold voltage transistor in a flip-flop
US Patent 7969812 Semiconductor control line address decoding circuit
US Patent 7974118 Resistance variable memory device reducing word line voltage
US Patent 7974140 Semiconductor device having a mode register and a plurality of voltage generators
US Patent 7974142 Apparatus and method for transmitting/receiving signals at high speed
US Patent 7978496 Method of programming a nonvolatile memory device containing a carbon storage material
US Patent 7978498 Programming non-volatile storage element using current from other element
US Patent 7978501 Method for contemporaneous margin verification and memory access for memory cells in cross-point memory arrays
US Patent 7978502 Method of programming a memory device of the one-time programmable type and integrated circuit incorporating such a memory
US Patent 7978516 Flash memory controller having reduced pinout
US Patent 7978522 Flash memory device including a dummy cell
US Patent 7978539 Semiconductor device having resistance based memory array, method of reading, and systems associated therewith
US Patent 7978549 Fuse circuit and semiconductor memory device including the same
US Patent 7983092 Nonvolatile memory apparatus and method of using thin film transistor as nonvolatile memory
US Patent 7986545 Non-volatile memory device and method of operating the same
US Patent 7990785 Delay locked loop circuit of semiconductor device
US Patent 7995380 Negative differential resistance pull up element for DRAM
US Patent 7995390 NAND flash memory array with cut-off gate line and methods for operating and fabricating the same
US Patent 8000151 Semiconductor memory column decoder device and method
US Patent 8000166 Semiconductor memory device and operating method thereof
US Patent 8004880 Read disturb reduction circuit for spin transfer torque magnetoresistive random access memory
US Patent 8004924 Voltage regulator for memory
US Patent 8004926 System and method for memory array decoding
US Patent 8004928 Active driver control circuit for semiconductor memory apparatus
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004928 Active driver control circuit for semiconductor memory apparatus
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004926 System and method for memory array decoding
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004924 Voltage regulator for memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004880 Read disturb reduction circuit for spin transfer torque magnetoresistive random access memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000151 Semiconductor memory column decoder device and method
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000166 Semiconductor memory device and operating method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995390 NAND flash memory array with cut-off gate line and methods for operating and fabricating the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995380 Negative differential resistance pull up element for DRAM
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7990785 Delay locked loop circuit of semiconductor device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7986545 Non-volatile memory device and method of operating the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7983092 Nonvolatile memory apparatus and method of using thin film transistor as nonvolatile memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978549 Fuse circuit and semiconductor memory device including the same
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978539 Semiconductor device having resistance based memory array, method of reading, and systems associated therewith
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978522 Flash memory device including a dummy cell
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7978516 Flash memory controller having reduced pinout
Load more
Find more people like Tuan T Nguyen
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
By using this site, you agree to our
Terms of Service
.
SUBSCRIBE