Log in
Enquire now
‌

US Patent 11163120 Fiber attach enabled wafer level fanout

Patent 11163120 was granted and assigned to Ayar Labs on November, 2021 by the United States Patent and Trademark Office.

OverviewStructured DataIssuesContributors
Is a
Patent
Patent
Current Assignee
Ayar Labs
Ayar Labs
Date Filed
November 15, 2019
Date of Patent
November 2, 2021
Patent Applicant
Ayar Labs
Ayar Labs
Patent Application Number
20191115
Patent Citations Received
‌
US Patent 11694935 Systems and methods for wafer-level photonic testing
0
‌
US Patent 11853870 Photonic semiconductor devices and methods for manufacturing the same
0
‌
US Patent 12014962 Systems and methods for wafer-level photonic testing
0
‌
US Patent 11788929 Techniques for wafer level die testing using sacrificial structures
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
11163120

Find more entities like US Patent 11163120 Fiber attach enabled wafer level fanout

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo
By using this site, you agree to our Terms of Service.