US Patent 9418897 Wrap around silicide for FinFETs

US Patent 12132091 Work function layers for transistor gate electrodes

US Patent 12125707 Fin field-effect transistor device and method of forming

US Patent 12125706 Semiconductor device and method of manufacture

US Patent 12119401 Semiconductor device and methods of forming

US Patent 12119270 Hybrid source drain regions formed based on same fin and methods forming same

US Patent 12107163 Semiconductor device structure having dislocation stress memorization and methods of forming the same

US Patent 12094779 FinFETs with epitaxy regions having mixed wavy and non-wavy portions

US Patent 12087616 Air gap formation method

US Patent 12082388 Eight-transistor static random access memory, layout thereof, and method for manufacturing the same

US Patent 12080761 Fully strained channel

US Patent 12074166 Epitaxy regions extending below STI regions and profiles thereof

US Patent 12074071 Source/drain structures and method of forming

US Patent 12074028 Semiconductor device and manufacturing method thereof

US Patent 12062720 Epitaxial source/drain structure and method of forming same

US Patent 12062580 Method of manufacturing a semiconductor device and a semiconductor device

US Patent 12027608 Semiconductor structure having dielectric structure extending into second cavity of semiconductor Fin

US Patent 12027592 Method of manufacturing a heterostructure or a stacked semiconductor structure having a silicon-germanium interface

US Patent 12021142 Method of forming source/drain epitaxial stacks

US Patent 12020991 High-k gate dielectric and method forming same