Patent 8710676 was granted and assigned to Industrial Technology Research Institute on April, 2014 by the United States Patent and Trademark Office.
A stacked structure and a stacked method for a three-dimensional integrated circuit are provided. The provided stacked method includes separating a logic chip into a function chip and an I/O chip; stacking the function chip above the I/O chip; and stacking at least one memory chip between the function chip and the I/O chip.