Log in
Enquire now
‌

US Patent 11756837 Hybrid nanosheet tunnel-FET/CMOS technology

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent

Patent attributes

Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
11756837
Patent Inventor Names
Cezar Bogdan Zota
Clarissa Convertino
Kirsten Emilie Moselund
Date of Patent
September 12, 2023
Patent Application Number
17204016
Date Filed
March 17, 2021
Patent Citations
‌
US Patent 9647098 Thermionically-overdriven tunnel FETs and methods of fabricating the same
‌
US Patent 9755017 Co-integration of silicon and silicon-germanium channels for nanosheet devices
‌
US Patent 9960232 Horizontal nanosheet FETs and methods of manufacturing the same
‌
US Patent 9991261 Gate-all-around nanowire device and method for manufacturing such a device
‌
US Patent 10090193 Integrated circuit structure incorporating a stacked pair of field effect transistors and a buried interconnect and method
‌
US Patent 10134640 Semiconductor device structure with semiconductor wire
‌
US Patent 10256158 Insulated epitaxial structures in nanosheet complementary field effect transistors
‌
US Patent 10263075 Nanosheet CMOS transistors
...
Patent Primary Examiner
‌
Tong-Ho Kim
CPC Code
‌
H01L 29/42392
‌
H01L 29/66742
‌
H01L 29/78618
‌
H01L 27/092
‌
H01L 29/78696
‌
H01L 21/823814
‌
H01L 21/823807
‌
H01L 29/78681
...

A method forms heterogeneous complementary FETs and a related semiconductor structure. The method comprises forming a layered nanosheet stack comprising two layers of a first channel material alternating with two layers of a second channel material, depositing a dielectric layer on a top layer of the nanosheet stack, and forming a checkered mask material with at least a first and a second row above the dielectric material. The first and the second row are distanced from each other. The method removes the first channel material and the second channel material outside an area of the checkered mask material, resulting in the at least a first row of pillars and a second row of pillars of layered nanosheet stacks. The method selectively removes in each of the pillars of the first stripe the second channel material.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 11756837 Hybrid nanosheet tunnel-FET/CMOS technology

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us
By using this site, you agree to our Terms of Service.