Patent attributes
A physical verification tool for debugging ESD ground path resistance violations in ESD protection circuits. The ESD ground path is modeled and partitioned into component path structures (polygons) that are disposed in associated design layers. A total ESD ground path resistance is then calculated and compared with a maximum allowable resistance value defined by an ESD protection rule. When the ESD ground path is non-compliant, a resistance contribution ratio is determined for each polygon and/or for each layer, for example, by applying nodal analysis to the ESD ground path model. Resistance contribution ratios are then calculated for each polygon and/or for each layer, and most-problematic polygons and/or layers are identified by way of having the highest resistance contribution ratio values. A report (e.g., a table or graphical visualization) is then generated that prioritizes or emphasizes (e.g., by way of a bolder contrast or brighter color) the most-problematic layer and/or polygon.
