Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Vidya Kaushik0
Date of Patent
October 26, 2010
Patent Application Number
11911931
Date Filed
April 21, 2005
Patent Primary Examiner
Patent abstract
A polycrystalline silicon layer is deposited on a gate dielectric and then a portion thereof is re-oxidized so as to form a thin layer of oxide between the poly-Si layer and the underlying gate dielectric. Subsequently, the poly-Si layer is converted to a fully-silicided form so as to produce a FUSI gate. The gate dielectric can be a high-k material, for example a Hf-containing material, or SION, or another non-SiO2 dielectric. The barrier oxide layer is preferably less than 1 nm thick.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.