Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Jhon Jhy Liaw0
Date of Patent
July 22, 2008
0Patent Application Number
114272530
Date Filed
June 28, 2006
0Patent Primary Examiner
Patent abstract
A resistive type memory system provides improved read access with multiple ports. The resistive type memory system includes a plurality of resistive type memory cells arranged in an array. Each of the resistive type memory cells has a corresponding first port and a corresponding second port. Each first port enables both read access and write access to the corresponding resistive type memory cell. Additionally, each second port enables read access to the corresponding MRAM cell. Furthermore, the memory system enables overlapping read or write access, with another read access.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.