US Patent 12124310 Processor power management
Patent 12124310 was granted and assigned to Intel on October, 2024 by the United States Patent and Trademark Office.
All edits
Edits on 24 Oct, 2024
Golden AI
Edits made to:
Infobox (+49 properties)
Article (+494 characters)
US Patent 12124310 Processor power management
Article
Patent abstract
Methods and apparatus relating to techniques for avoiding cache lookup for cold cache. In an example, an apparatus comprises logic, at least partially comprising hardware logic, to collect user information for a user of a data processing device, generate a user profile for the user of the data processing device from the user information, and set a power profile a processor in the data processing device using the user profile. Other embodiments are also disclosed and claimed.
Infobox
Is a
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Abhishek R. Appu0
Altug Koker0
Ankur N. Shah0
Balaji Vembu0
Bhushan M. Borole0
Eric J. Hoekstra0
Jonathan Kennedy0
Joydeep Ray0
Kamal Sinha0
Kiran C. Veernapu0
Nikos Kaburlasos0
Prasoonkumar Surti0
Travis T. Schluessler0
Wenyin Fu0
Date of Patent
October 22, 2024
0Patent Application Number
183398270
Date Filed
June 22, 2023
0Patent Citations
Patent Primary Examiner
Find more entities like US Patent 12124310 Processor power management
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
By using this site, you agree to our Terms of Service.