US Patent 11942557 Nanosheet transistor with enhanced bottom isolation

Patent

US Patent 9947804 Methods of forming nanosheet transistor with dielectric isolation of source-drain regions and related structure

US Patent 9984936 Methods of forming an isolated nano-sheet transistor device and the resulting device

US Patent 10074575 Integrating and isolating nFET and pFET nanosheet transistors on a substrate

US Patent 10170638 Nanosheet substrate isolated source/drain epitaxy by dual bottom spacer

US Patent 10312323 Bulk nanosheet with dielectric isolation

US Patent 10361269 Forming bottom isolation layer for nanosheet technology

US Patent 10461154 Bottom isolation for nanosheet transistors on bulk substrate

US Patent 10453824 Structure and method to form nanosheet devices with bottom isolation

US Patent 10818792 Nanosheet field-effect transistors formed with sacrificial spacers

US Patent 9620590 Nanosheet channel-to-source and drain isolation

United States Patent and Trademark Office

Walter H Swanson

H01L 29/0665

H01L 29/0673

H01L 29/41775

H01L 29/78696