Log in
Enquire now
‌

US Patent 11942557 Nanosheet transistor with enhanced bottom isolation

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent
0

Patent attributes

Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
119425570
Patent Inventor Names
Wenyu Xu0
Lan Yu0
Heng Wu0
Andrew M. Greene0
Date of Patent
March 26, 2024
0
Patent Application Number
172467620
Date Filed
May 3, 2021
0
Patent Citations
‌
US Patent 9947804 Methods of forming nanosheet transistor with dielectric isolation of source-drain regions and related structure
0
‌
US Patent 9984936 Methods of forming an isolated nano-sheet transistor device and the resulting device
0
‌
US Patent 10074575 Integrating and isolating nFET and pFET nanosheet transistors on a substrate
0
‌
US Patent 10170638 Nanosheet substrate isolated source/drain epitaxy by dual bottom spacer
0
‌
US Patent 10312323 Bulk nanosheet with dielectric isolation
0
‌
US Patent 10361269 Forming bottom isolation layer for nanosheet technology
0
‌
US Patent 10461154 Bottom isolation for nanosheet transistors on bulk substrate
0
‌
US Patent 10453824 Structure and method to form nanosheet devices with bottom isolation
0
...
Patent Primary Examiner
‌
Walter H Swanson
0
CPC Code
‌
H01L 29/0665
0
‌
H01L 29/0673
0
‌
H01L 29/41775
0
‌
H01L 29/78696
0
Patent abstract

A semiconductor nanosheet device including semiconductor channel layers vertically aligned and stacked one on top of another, separated by a work function metal, and a second layer between two first layers, the second layer and two first layers between the semiconductor channel layers and a substrate. A semiconductor device including a lower first layer, a second layer, and a source drain region between a first set of semiconductor channel layers vertically aligned and stacked one on top of another, and a second set of semiconductor channel layers. A method including forming a stack sacrificial layer, a stack of nanosheet layers, forming a cavity by removing the stack sacrificial layer, and simultaneously forming a first layer on an upper surface of the stack sacrificial layer, on vertical side surfaces of the set of sacrificial gates, and an upper first layer and a lower first layer in a portion of the cavity.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 11942557 Nanosheet transistor with enhanced bottom isolation

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us
By using this site, you agree to our Terms of Service.