US Patent 11942144 In-memory computation system with drift compensation circuit

Patent

US Patent 9887011 Memory with controlled bit line charging

US Patent 10056145 Resistive memory transition monitoring

US Patent 10073733 System and method for in-memory computing

US Patent 10319449 Memory device and operation method thereof

US Patent 10373682 Write set operation for memory device with bit line capacitor drive

US Patent 10607710 Method and apparatus for data refresh for analog non-volatile memory in deep learning neural network

US Patent 10636481 Memory cell for computing-in-memory applications, memory unit for computing-in-memory applications and computing method thereof

US Patent 10643677 Negative kick on bit line control transistors for faster bit line settling during sensing

US Patent 10692570 Neural network matrix multiplication in memory cells

US Patent 10762958 Resistive memory device including a reference cell and method of controlling a reference cell to identify values stored in memory cells

United States Patent and Trademark Office

Fernando Hidalgo

G06N 3/063

G11C 11/4096

G11C 11/4074

G11C 11/4076

G11C 11/4085

G11C 11/4094

G11C 11/5678

G11C 13/0023

G11C 13/0026

G11C 2213/72