US Patent 11714949 Leakage analysis on semiconductor device

Patent

US Patent 8759885 Standard cell for semiconductor device

US Patent 8836040 Shared-diffusion standard cell architecture

US Patent 8863063 Finfet transistor circuit

US Patent 8898614 Integrated circuit device with reduced leakage and method therefor

US Patent 8943455 Methods for layout verification for polysilicon cell edge structures in FinFET standard cells

US Patent 9009641 Circuits with linear finfet structures

US Patent 9058462 System and method for leakage estimation for standard integrated circuit cells with shared polycrystalline silicon-on-oxide definition-edge (PODE)

US Patent 9318476 High performance standard cell with continuous oxide definition and characterized leakage current

US Patent 9336346 Integral fabrication of asymmetric CMOS transistors for autonomous wireless state radios and sensor/actuator nodes

US Patent 9336348 Method of forming layout design

United States Patent and Trademark Office

Naum Levin

G06F 30/33

H01L 22/14

H01L 22/20

H01L 22/34

H01L 27/0207

H01L 23/528

H01L 29/41725

Y02P 90/02

G06F 30/398

G06F 30/20