Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Hideo Aizawa0
Date of Patent
March 11, 2008
Patent Application Number
10869675
Date Filed
June 17, 2004
Patent Primary Examiner
Patent abstract
Disclosed herein is a card having a controller and a clock control circuit. The controller incorporates a core logic, and the clock control circuit incorporates a PLL. When a card becomes idle to wait for commands, the clock control circuit stops the supply of a clock signal to the core logic. The clock control circuit can operate in two clock control modes. In the first clock control mode, the circuit stops the PLL. In the second clock control mode, the circuit shuts off the clock signal to be supplied from the PLL to the controller.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.