Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Daisuke Oshida0
Date of Patent
May 30, 2017
0Patent Application Number
148441750
Date Filed
September 3, 2015
0Patent Citations Received
Patent Primary Examiner
Patent abstract
In data processing including high-speed cipher calculation for which it is not appropriate to employ a leveling technique, tamper resistance is improved against an attack to a specific position performed by knowing a layout of functional blocks in a semiconductor chip. Examples of the attack include micro-probing, fault injection, and electromagnetic wave analysis.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
