US Patent 9274712 Memory wear control
Patent 9274712 was granted and assigned to Seagate Technology on March, 2016 by the United States Patent and Trademark Office.
All edits
Edits on 2 Mar, 2024
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
Edits on 9 Feb, 2024
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
Edits on 4 Dec, 2023
Golden AI
Edits made to:
Article (+327 characters)
Article
Patent abstract
The disclosure is related to systems and methods of controlling wear of a memory. In a particular embodiment, a system is disclosed that comprises a memory and a performance governor circuit coupled to the memory. The performance governor circuit is adapted to control a wear of the memory as a function of time.
Edits on 29 Sep, 2023
Golden AI
Edits made to:
Infobox (+3 properties)
Infobox
Patent Inventor Names
Brett Alan Cook0
Jonathan Williams Haines0
Timothy Richard Feldman0
Edits on 14 Jun, 2023
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
Edits on 25 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 09274712 Memory wear control US Patent 9274712 Memory wear control
Infobox
Patent Number
09274712
Patent Number
9274712
Edits on 22 May, 2023
Golden AI
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
Edits on 17 Jun, 2022
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
Edits on 5 Jan, 2022
Golden AI
Edits made to:
Infobox (+9 properties)
US Patent 09274712 Memory wear control
Infobox
Is a
Patent applicant
Current assignee
Patent jurisdiction
Patent number
09274712
Date of patent
March 1, 2016
Patent application number
14189697
Date Filed
February 25, 2014
Patent primary examiner
Find more entities like US Patent 9274712 Memory wear control
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
By using this site, you agree to our Terms of Service.