‌

US Patent 8829676 Interconnect structure for wafer level package

Overview Structured Data Issues Contributors

Is a

Patent attributes

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

Date of Patent

September 9, 2014

Patent Application Number

13170973

Date Filed

June 28, 2011

Patent Citations Received

US Patent 12131984 Heterogeneous fan-out structure and method of manufacture

0

US Patent 12125797 Package structure with fan-out feature

0

US Patent 12125820 Through-dielectric vias for direct connection and method forming same

0

US Patent 12132004 Semiconductor devices and methods of manufacture

0

US Patent 11658085 Integrated circuit package and method

0

US Patent 11670519 Redistribution structures for semiconductor packages and methods of forming the same

0

US Patent 11670601 Stacking via structures for stress reduction

0

US Patent 11682626 Chamfered die of semiconductor package and method for forming the same

0

...

Patent Primary Examiner

Julio J Maldonado

No article content yet.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 8829676 Interconnect structure for wafer level package

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Golden Query Tool

By using this site, you agree to our Terms of Service.