Log in
Enquire now
‌

US Patent 8659909 Method for reducing loadline impedance in a system

Patent 8659909 was granted and assigned to Intel on February, 2014 by the United States Patent and Trademark Office.

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent
0

Patent attributes

Current Assignee
Intel
Intel
0
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
86599090
Patent Inventor Names
Edward Osburn0
Damion Searls0
Date of Patent
February 25, 2014
0
Patent Application Number
115886820
Date Filed
October 27, 2006
0
Patent Citations Received
‌
US Patent 12002795 Pluggable CPU modules with vertical power
0
Patent Primary Examiner
‌
Tuan T Dinh
0
Patent abstract

In one embodiment, the present invention includes a method of mounting a semiconductor device to a first side of a circuit board; and mounting at least one voltage regulator device to a second side of the circuit board, the second side opposite to the first side. The voltage regulator devices may be output filters, inductors, capacitors, and the like. In certain embodiments, the devices may be located directly underneath the semiconductor device.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 8659909 Method for reducing loadline impedance in a system

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us
By using this site, you agree to our Terms of Service.