Log in
Enquire now
‌

US Patent 7992120 Congestion estimation for programmable logic devices

Patent 7992120 was granted and assigned to Lattice Semiconductor on August, 2011 by the United States Patent and Trademark Office.

OverviewStructured DataIssuesContributors

Contents

Patent abstractTimelineTable: Further ResourcesReferences
Is a
Patent
Patent

Patent attributes

Current Assignee
Lattice Semiconductor
Lattice Semiconductor
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
7992120
Patent Inventor Names
Xinyu Wang13
Bo Wang13
Date of Patent
August 2, 2011
Patent Application Number
12323974
Date Filed
November 26, 2008
Patent Citations Received
‌
US Patent 12107989 System and method for running a multi-module telephony application
1
‌
US Patent 11973835 System and method for managing media and signaling in a communication platform
2
‌
US Patent 11991312 System and method for queuing a communication session
3
‌
US Patent 11997231 System and method for determining and communicating presence information
4
‌
US Patent 12020088 System and method for managing concurrent events
5
‌
US Patent 12081616 System and method for signaling through data storage
6
‌
US Patent 11706349 System and method for processing telephony sessions
7
‌
US Patent 11755530 Method and system for applying data retention policies in a computing platform
...
Patent Primary Examiner
‌
Naum Levin
Patent abstract

Various techniques are provided for estimating signal congestion in a programmable logic device (PLD). In one example, a computer-implemented method of estimating signal congestion in routing resources of a PLD is provided. The routing resources comprise a plurality of nodes and a plurality of wires which may be selectively interconnected to provide a plurality of signal paths through the routing resources of the PLD. The method includes determining a plurality of wire congestion values. Each of the wire congestion values identifies a relative likelihood of a corresponding one of the wires being used to provide the signal paths in comparison with the other wires. The method also includes selecting a region of the routing resources. The method further includes determining a congestion density estimate for the region using the wire congestion values associated with the wires of the region.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 7992120 Congestion estimation for programmable logic devices

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us
By using this site, you agree to our Terms of Service.