Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Sanjib Ghosh0
Vandana Gupta0
Hitesh Marwah0
Mahendra Singh Khalsa0
Pawan Fangaria0
Date of Patent
June 28, 2011
0Patent Application Number
122334140
Date Filed
September 18, 2008
0Patent Citations Received
Patent Primary Examiner
Patent abstract
A circuit design process for the reduction of routing congestion is described. This process includes a block placement operation, an initial pin optimization for the block placement, and global routing based upon the initial pin optimization. Congestion data is generated from the global routing and, in an automated process, the pins are re-optimized, based upon the congestion data. This process can be used as part of a custom layout design process, for example.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
