US Patent 7916557 NAND interface
Patent 7916557 was granted and assigned to Micron Technology on March, 2011 by the United States Patent and Trademark Office.
All edits
Edits on 27 Nov, 2023
Golden AI
Edits made to:
Article (+331 characters)
Article
Patent abstract
A NAND interface having a reduced pin count configuration, in which all command and address functions and operations of the NAND are provided serially on a single serial command and address pin adapted to receive all commands and addresses, and data communication is performed on a number of data communication pins.
Edits on 26 May, 2023
Golden AI
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
Edits on 23 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 07916557 NAND interface US Patent 7916557 NAND interface
Infobox
Patent Number
0791655700
Patent Number
791655700
Edits on 28 Apr, 2023
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
079165570
Date of Patent
March 29, 2011
0Patent Application Number
117397170
Date Filed
April 25, 2007
0Official Website
Patent Primary Examiner
Edits on 23 Sep, 2022
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
079165570
Date of Patent
March 29, 2011
0Patent Application Number
117397170
Date Filed
April 25, 2007
0Official Website
Patent Primary Examiner
Edits on 19 Jun, 2022
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
Edits on 7 Dec, 2021
Golden AI
Edits made to:
Infobox (+8 properties)
US Patent 07916557 NAND interface
Infobox
Is a
Current assignee
Patent jurisdiction
Patent number
07916557
Date of patent
March 29, 2011
Patent application number
11739717
Date Filed
April 25, 2007
Patent primary examiner
Find more entities like US Patent 7916557 NAND interface
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
By using this site, you agree to our Terms of Service.