Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
July 20, 2010
Patent Application Number
12379202
Date Filed
February 17, 2009
Patent Primary Examiner
Patent abstract
A non-volatile memory array structure includes N bit lines, M first word lines, M×N first memory cells, a second word line, n repair circuits and a sense amplifier. The N bit lines and M first word lines are interlaced to control the M×N first memory cell. The second word line is placed across the n bit lines. Each of the repair circuits is electrically connected between the corresponding bit line and the sense amplifier. M and N are natural number.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.