US Patent 7424658 Method and apparatus for testing integrated circuits
Patent 7424658 was granted and assigned to Altera on September, 2008 by the United States Patent and Trademark Office.
Is a
Current Assignee
Date Filed
July 1, 2002
0
Date of Patent
September 9, 2008
0
Patent Application Number
10188162
0
Patent Inventor Names
Jayabrata Ghosh Dastidar
0
Patent Jurisdiction
Patent Number
Patent Primary Examiner
Find more entities like US Patent 7424658 Method and apparatus for testing integrated circuits
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
By using this site, you agree to our Terms of Service.