Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
June 10, 2008
Patent Application Number
11255710
Date Filed
October 19, 2005
Patent Primary Examiner
Patent abstract
A stacked-type chip package structure including a substrate, a first chip, bonding wires, a second chip and B-stage conductive bumps is provided. The first chip is disposed on the substrate, and it has first bonding pads disposed on an active surface thereof. Besides, the first bonding pads are electrically connected to the substrate through the bonding wires. The second chip is disposed above the first chip, and it has second bonding pads disposed on an active surface thereof. The second bonding pads of the second chip are electrically connected to the first bonding pads of the first chip through the B-stage conductive bumps respectively, and each B-stage conductive bump covers a portion of the corresponding bonding wire.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
