Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Yoshiharu Aimoto0
Masakazu Yamashina0
Masato Motomura0
Muneo Fukaishi0
Date of Patent
April 29, 2008
Patent Application Number
10311687
Date Filed
June 20, 2001
Patent Primary Examiner
Patent abstract
A memory system has a memory controller and a plurality of memories. The plurality of memories are connected via a switch to an end of a bus, which is connected to the memory controller, wherein the plurality of memories are controlled by the switch. By suppressing reflection and loads on the bus, a higher data transmission speed can be obtained.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.