Patent attributes
In a refresh method of a semiconductor memory device, two output pulses having different division ratios are generated by dividing a clock pulse. One of them having a shorter cycle is used to execute a short cycle refresh operation after a self-refresh operation starts. After a predetermined period of time elapses, the other having a longer cycle is used to execute a long cycle refresh operation. When a read/write operation is executed continuously and an element temperature increases, the charges stored in a capacitor of a memory cell are liable to decrease. Accordingly, when an operation mode is switched to a self-refresh mode just after the read/write operation is executed continuously, a refresh operation must be executed at a cycle shorter than an ordinary cycle until temperature is stabilized. After the predetermined period of time elapses, the refresh operation is executed at an ordinary long cycle.
