US Patent 7257756 Digital frequency synthesis clocked circuits

Patent 7257756 was granted and assigned to Intel on August, 2007 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

All edits

Edits on 16 Sep, 2023

"Add patent inventor(s)"

Golden AI

edited on 16 Sep, 2023

Edits made to:

Infobox (+2 properties)

Infobox

Patent Inventor Names

Chee How Lim0

Neal Wolff0

Edits on 1 Sep, 2023

"Add patent abstract"

Golden AI

edited on 1 Sep, 2023

Edits made to:

Article (+348 characters)

Article

Patent abstract

Embodiments of the invention may include a reference input port to receive a reference clock, the reference clock being based on a bypass clock, a feedback input port to receive a feedback clock from a clocked circuit, and logic to compare the reference clock and the feedback clock and to generate an output based on the comparison.

Edits on 24 May, 2023

"Remove website redirecting to Patent Public Search front page"

Golden AI

edited on 24 May, 2023

Edits made to:

Infobox (-1 properties)

Infobox

Official Website

https://pdfpiw.uspto.gov/.piw?Docid=07257756

Edits on 19 May, 2023

"Remove leading 0 from patent number"

Golden AI