Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Tzu-Ching Tsai0
Yi-Nan Chen0
Hui-Min Mao0
Date of Patent
March 27, 2007
Patent Application Number
10714001
Date Filed
November 14, 2003
Patent Primary Examiner
Patent abstract
A method of forming a bit line contact via. The method includes providing a substrate having a transistor with a gate electrode, drain region, and source region, forming a conductive layer overlying the drain region, conformally forming an insulating barrier layer overlying the substrate, blanketly forming a dielectric layer overlying the insulating barrier layer, and forming a via through the dielectric layer and insulating barrier layer, exposing the conductive layer.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.