Patent 7170331 was granted and assigned to Sanyo on January, 2007 by the United States Patent and Trademark Office.
A delay circuit comprising a delay line to delay an input signal that has a plurality of delay cells connected in series; a PLL circuit that supplies the delay line with a delay control voltage to control the delay; and a first selector that selects one of output signals of the delay cells.