Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Payman Shanjani0
Date of Patent
September 3, 2024
0Patent Application Number
179645240
Date Filed
October 12, 2022
0Patent Citations
...
Patent Primary Examiner
Patent abstract
A positive-logic FET switch stack that does not require a negative bias voltage, and which can withstand application of a high voltage RF signal without requiring terminal capacitors. Some embodiments include a stack of FET switches, with at least one FET requiring a negative V
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
