‌

US Patent 11373692 Delay tracking method and memory system

Overview Structured Data Issues Contributors

Is a

1

Patent attributes

Patent Jurisdiction

United States Patent and Trademark Office

1

Patent Number

Patent Inventor Names

Bo-Wei Hsieh1

Chia-Yu Chan1

Jou-Ling Chen1

Date of Patent

June 28, 2022

1

Patent Application Number

171805541

Date Filed

February 19, 2021

1

Patent Citations

US Patent 10642538 Multi-channel memory interface

US Patent 10141044 Memory interface circuit having signal detector for detecting clock signal

US Patent 10109341 Memory capable of entering/exiting power down state during self-refresh period and associated memory controller and memory system

US Patent 10163485 Memory module, memory controller and associated control method for read training technique

US Patent 10438650 Memory device with a signal control mechanism

US Patent 10964363 Delay tracking method and memory system

Patent Primary Examiner

Leon Viet Q Nguyen

1

CPC Code

1

1

1

1

1

A delay tracking method and a memory system are provided. The delay tracking method is applied to a memory system supporting a low-frequency-mode (LFM) and a high-frequency-mode (HFM) of an operating clock. The delay tracking method includes the steps of selecting a LFM oscillator for obtaining a LFM delay value when the operating clock is in the HFM; and selecting a HFM oscillator for obtaining a HFM delay value when the operating clock is in the LFM.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 11373692 Delay tracking method and memory system

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Golden Query Tool

By using this site, you agree to our Terms of Service.