Log in
Enquire now
‌

US Patent 10951216 Synchronization of clock signals generated using output dividers

OverviewStructured DataIssuesContributors
Is a
Patent
Patent
Date Filed
October 14, 2019
Date of Patent
March 16, 2021
Patent Application Number
16600793
Patent Citations
‌
US Patent 10320509 Fail safe clock buffer and clock generator
Patent Citations Received
‌
US Patent 11496234 Synchronizing update of time of day counters using time stamp exchange over a control plane
‌
US Patent 11502764 FSYNC mismatch tracking
0
‌
US Patent 11502812 Data protocol over clock line
0
‌
US Patent 11526193 Maintaining the correct time when counter values are transferred between clock domains
‌
US Patent 11671238 Secondary phase compensation assist for PLL IO delay
0
‌
US Patent 11777703 Phase transport with frequency translation without a PLL
‌
US Patent 11863299 Shared communication channel that interleaves 1 PPS signals and messaging
0
‌
US Patent 11876607 FSYNC mismatch tracking
0
‌
US Patent 11994896 Maintaining the correct time when counter values are transferred between clock domains
0
‌
US Patent 12021960 Maintaining a virtual time of day
0
•••
Patent Inventor Names
Xue-Mei Gong
0
James D. Barnette
0
William Anker
0
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
10951216
Patent Primary Examiner
‌
Sibin Chen

Find more entities like US Patent 10951216 Synchronization of clock signals generated using output dividers

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo
By using this site, you agree to our Terms of Service.