US Patent 10915297 Hardware accelerator for systolic matrix multiplication

Patent

Habana Labs Ltd

US Patent 10685082 Sparse matrix multiplication using a single field programmable gate array module

US Patent 10387122 Residue number matrix multiplier

US Patent 11467806 Systolic array including fused multiply accumulate with efficient prenormalization and extended dynamic range

US Patent 11520371 Compute-adaptive clock management for machine learning accelerators

US Patent 11842169 Systolic multiply delayed accumulate processor architecture

US Patent 11880682 Systolic array with efficient input reduction and extended array performance

US Patent 12007937 Multi-mode architecture for unifying matrix multiplication, 1×1 convolution and 3×3 convolution

US Patent 12008069 Multi-mode architecture for unifying matrix multiplication, 1×1 convolution and 3×3 convolution

US Patent 12067375 Systolic array including fused multiply accumulate with efficient prenormalization and extended dynamic range

US Patent 11762803 Multiple accumulate busses in a systolic array

US Patent 11423292 Convolutional neural-network calculating apparatus and operation methods thereof

United States Patent and Trademark Office

Andrew Caldwell