Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

US Patent 10853545 Automatic gate-level FS analysis and FMEDA

Patent 10853545 was granted and assigned to Cadence Design Systems on December, 2020 by the United States Patent and Trademark Office.

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 6 Nov, 2024
"update inverses"
Golden AI profile picture
Golden AI
edited on 6 Nov, 2024
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
‌
US Patent 12135928 Constraints and objectives used in synthesis of a network-on-chip (NoC)
0
Edits on 21 Aug, 2024
"update inverses"
Golden AI profile picture
Golden AI
edited on 21 Aug, 2024
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
‌
US Patent 12067335 Automatic configuration of pipeline modules in an electronics system
0
Edits on 13 Dec, 2023
"update inverses"
Golden AI profile picture
Golden AI
edited on 13 Dec, 2023
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
‌
US Patent 11842134 Automated determinaton of failure mode distribution
0
Edits on 21 Jul, 2023
"Remove website redirecting to Patent Public Search front page"
Golden AI profile picture
Golden AI
edited on 21 Jul, 2023
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
https://pdfpiw.uspto.gov/.piw?Docid=108535450
Edits on 19 Apr, 2023
"update inverses"
Golden AI profile picture
Golden AI
edited on 19 Apr, 2023
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
‌
US Patent 11630938 Failure mode analysis for circuit design
0
Edits on 7 Apr, 2023
"Entity importer update"
Golden AI profile picture
Golden AI
edited on 7 Apr, 2023
Infobox
Is a
Patent
Patent
0
Patent Applicant
Cadence Design Systems
Cadence Design Systems
0
Current Assignee
Cadence Design Systems
Cadence Design Systems
0
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
108535450
Date of Patent
December 1, 2020
0
Patent Application Number
165567510
Date Filed
August 30, 2019
0
Official Website
https://pdfpiw.uspto.gov/.piw?Docid=108535450
Patent Citations
‌
US Patent 10643011 Automatic design and verification of safety critical electronic systems
0
Patent Primary Examiner
‌
Sun J Lin
0
Edits on 24 Sep, 2022
"update citations for inverse infoboxes"
Golden AI profile picture
Golden AI
edited on 24 Sep, 2022
Edits on 17 Jun, 2022
"Entity importer update"
Golden AI profile picture
Golden AI
edited on 17 Jun, 2022
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
https://pdfpiw.uspto.gov/.piw?Docid=10853545
Edits on 8 Feb, 2022
"Created via: Entity Importer"
Golden AI profile picture
Golden AI
created this topic on 8 Feb, 2022
Edits made to:
Infobox (+10 properties)
‌

 US Patent 10853545 Automatic gate-level FS analysis and FMEDA

Infobox
Is a
Patent
Patent
Patent applicant
Cadence Design Systems
Cadence Design Systems
Current assignee
Cadence Design Systems
Cadence Design Systems
Patent jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent number
10853545
Date of patent
December 1, 2020
Patent application number
16556751
Date Filed
August 30, 2019
Patent citations
‌
US Patent 10643011 Automatic design and verification of safety critical electronic systems
Patent primary examiner
‌
Sun J Lin

Find more entities like US Patent 10853545 Automatic gate-level FS analysis and FMEDA

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo
By using this site, you agree to our Terms of Service.