Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Yung-Chow Peng0
Wen-Shen Chou0
Yu-Tao Yang0
Date of Patent
November 27, 2018
Patent Application Number
15794331
Date Filed
October 26, 2017
Patent Citations Received
Patent Primary Examiner
Patent abstract
A level shifter circuit includes a latch module with a first plurality of PMOS transistors and a second plurality of NMOS transistors; a MOS module with a third plurality of MOS transistors operatively connected to the latch module; a fourth plurality of transistors operatively connected between the MOS module and the ground; and a fifth plurality of capacitors operatively connected between the latch module and the gates of fourth plurality of transistors.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
