Time-base error compensation by using a digital memory with independent write-in and read-out clock generators