Dynamic random access memory structures {with one-transistor one-capacitor memory cells the storage electrode stacked over transistor with capacitor higher than bit line level}