Address formation of the next instruction, e.g. by incrementing the instruction counter {for non-sequential address}