G06F 7/5052

Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination {using carry completion detection, either over all stages or at sample stages only}