G06F 5/10

Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising {or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor } having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory