Control mechanisms for virtual memory, cache or TLB
Currently, there are no issues on this topic. Create one.