Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access {DMA}, cycle steal
Currently, there are no issues on this topic. Create one.