G06F 13/1652

Handling requests for interconnection or transfer for access to memory bus {based on arbitration in a multiprocessor architecture }