Handling requests for interconnection or transfer for access to memory bus {based on arbitration with latency improvement by reordering requests through address comparison}