US Patent 7945838 Parity check decoder architecture
Patent 7945838 was granted and assigned to Texas Instruments on May, 2011 by the United States Patent and Trademark Office.
All edits
Edits on 28 Nov, 2023
Golden AI
Edits made to:
Article (+329 characters)
Article
Patent abstract
A method and systems for reducing the complexity of a parity checker are described herein. In at least some preferred embodiments, a parity-check decoder includes column store units and one or more alignment units, which are coupled to the column store units. The column store units outnumber the alignments units.
Edits on 19 Sep, 2023
Golden AI
Edits made to:
Infobox (+4 properties)
Infobox
Patent Inventor Names
Dale E. Hocevar0
Manish Goel0
Yanni Chen0
Yuming Zhu0
Edits on 18 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 07945838 Parity check decoder architecture US Patent 7945838 Parity check decoder architecture
Infobox
Patent Number
079458380
Patent Number
79458380
Edits on 25 Apr, 2023
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
079458380
Date of Patent
May 17, 2011
0Patent Application Number
117443570
Date Filed
May 4, 2007
0Patent Primary Examiner
Edits on 7 Dec, 2021
Golden AI
Edits made to:
Infobox (+8 properties)
US Patent 07945838 Parity check decoder architecture
Infobox
Is a
Current assignee
Patent jurisdiction
Patent number
07945838
Date of patent
May 17, 2011
Patent application number
11744357
Date Filed
May 4, 2007
Patent primary examiner
Find more entities like US Patent 7945838 Parity check decoder architecture
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
By using this site, you agree to our Terms of Service.