US Patent 11854803 Gate spacer patterning

Patent

US Patent 9947804 Methods of forming nanosheet transistor with dielectric isolation of source-drain regions and related structure

US Patent 10418272 Methods, apparatus, and system for a semiconductor device comprising gates with short heights

US Patent 10504794 Self-aligned silicide/germanide formation to reduce external resistance in a vertical field-effect transistor

US Patent 10629707 FinFET structure with bulbous upper insulative cap portion to protect gate height, and related method

US Patent 10600885 Vertical fin field effect transistor devices with self-aligned source and drain junctions

US Patent 11600713 Semiconductor device and method

US Patent 8980701 Method of forming semiconductor device

US Patent 9899515 Fabrication of a pair of vertical fin field effect transistors having a merged top source/drain

United States Patent and Trademark Office

Farun Lu

H01L 21/0228

H01L 21/3212

H01L 21/823431

H01L 21/823468

H01L 21/02274

H01L 29/6681

H01L 29/6653

H01L 21/02282

H01L 21/02636